INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 14:42:19 EDT 2019
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.15 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.85 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.67 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.73 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.71 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 392 ; free virtual = 6641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 392 ; free virtual = 6641
Execute         ::config_rtl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'writeResult' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:45).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:88).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:82).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:25).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:14).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readCompare' (unite.cc:31).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readCompare' (unite.cc:27).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'writeResult' (unite.cc:38).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:22).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 365.945 ; gain = 0.266 ; free physical = 384 ; free virtual = 6634
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:15) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readCompare' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:27) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
INFO: [XFORM 203-602] Inlining function 'writeResult' into 'unite' (unite.cc:70) automatically.
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 365.945 ; gain = 0.266 ; free physical = 379 ; free virtual = 6629
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:20) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:24) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
INFO: [XFORM 203-602] Inlining function 'writeResult' into 'unite' (unite.cc:70) automatically.
Command           transform done; 0.72 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.918 ; gain = 128.238 ; free physical = 356 ; free virtual = 6607
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 493.918 ; gain = 128.238 ; free physical = 352 ; free virtual = 6603
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.62 sec.
Command       elaborate done; 32.56 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 33.66 seconds; current allocated memory: 88.168 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 88.680 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'WriteResult'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 88.946 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 89.239 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Command         report done; 0.16 sec.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 90.497 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Command         report done; 0.15 sec.
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 93.158 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Command         report done; 0.15 sec.
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.11 sec.
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 493.918 ; gain = 128.238 ; free physical = 334 ; free virtual = 6590
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 3.36 sec.
Command     csynth_design done; 35.92 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 16:14:54 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:14:19: error: expected '(' after 'for'
    ShiftOut: for int (i=1;i<32;i++){
                  ^
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
unite.cc:28:18: error: expected '(' after 'for'
    Compare: for int (i=1;i<32;i++){
                 ^
3 errors generated.\n
Command         clang done; error code: 2; 3.88 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:14:19: error: expected '(' after 'for'
    ShiftOut: for int (i=1;i<32;i++){
                  ^
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
unite.cc:28:18: error: expected '(' after 'for'
    Compare: for int (i=1;i<32;i++){
                 ^
3 errors generated.
Command       elaborate done; error code: 2; 6.54 sec.
Command     csynth_design done; error code: 2; 6.55 sec.
Command   ap_source done; error code: 1; 7.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 16:16:43 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
unite.cc:29:28: error: expected ')'
      if (item==out.Get(i) flag=1;
                           ^
unite.cc:29:10: note: to match this '('
      if (item==out.Get(i) flag=1;
         ^
unite.cc:29:34: warning: if statement has empty body [-Wempty-body]
      if (item==out.Get(i) flag=1;
                                 ^
unite.cc:29:34: note: put the semicolon on a separate line to silence this warning [-Wempty-body]
1 warning and 2 errors generated.\n
Command         clang done; error code: 2; 3.85 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
unite.cc:29:28: error: expected ')'
      if (item==out.Get(i) flag=1;
                           ^
unite.cc:29:10: note: to match this '('
      if (item==out.Get(i) flag=1;
         ^
unite.cc:29:34: warning: if statement has empty body [-Wempty-body]
      if (item==out.Get(i) flag=1;
                                 ^
unite.cc:29:34: note: put the semicolon on a separate line to silence this warning [-Wempty-body]
1 warning and 2 errors generated.
Command       elaborate done; error code: 2; 6.52 sec.
Command     csynth_design done; error code: 2; 6.52 sec.
Command   ap_source done; error code: 1; 7.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 16:17:29 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
1 error generated.\n
Command         clang done; error code: 2; 3.84 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:26:9: error: redefinition of 'item' with a different type
    int item=adj2.Get(i);
        ^
unite.cc:25:12: note: previous definition is here
 const int item=i_in.Pop();
           ^
1 error generated.
Command       elaborate done; error code: 2; 6.51 sec.
Command     csynth_design done; error code: 2; 6.51 sec.
Command   ap_source done; error code: 1; 7.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 16:19:24 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.78 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.78 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 377 ; free virtual = 6632
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 377 ; free virtual = 6632
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:35).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 372 ; free virtual = 6627
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:18) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 368 ; free virtual = 6624
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:14) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:32) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 3 basic blocks.
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 345 ; free virtual = 6600
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 343 ; free virtual = 6598
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.95 sec.
Command       elaborate done; 32.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.6 seconds; current allocated memory: 86.492 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 86.575 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 86.749 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.966 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 87.206 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 87.919 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 335 ; free virtual = 6589
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.04 sec.
Command     csynth_design done; 34.15 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:05:43 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.64 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.69 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.77 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:35).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 379 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:18) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 375 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:14) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:32) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.8 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 3 basic blocks.
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 351 ; free virtual = 6604
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 349 ; free virtual = 6602
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.95 sec.
Command       elaborate done; 32.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.63 seconds; current allocated memory: 86.483 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 86.566 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.741 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.957 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 87.197 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 87.910 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 339 ; free virtual = 6593
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.03 sec.
Command     csynth_design done; 34.16 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:17:36 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.86 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.68 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.74 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.72 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.63 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 383 ; free virtual = 6636
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:35).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:33).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.266 ; free physical = 379 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:18) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.14 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.266 ; free physical = 375 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:14) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:32) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.79 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 3 basic blocks.
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.680 ; gain = 128.000 ; free physical = 351 ; free virtual = 6604
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.680 ; gain = 128.000 ; free physical = 349 ; free virtual = 6603
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.98 sec.
Command       elaborate done; 32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.49 seconds; current allocated memory: 86.483 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 86.567 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.741 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.958 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 87.197 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 87.910 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 493.680 ; gain = 128.000 ; free physical = 340 ; free virtual = 6593
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.04 sec.
Command     csynth_design done; 34.05 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:27:09 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.86 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.68 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.72 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.72 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 4.03 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 383 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 383 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 379 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 375 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:14) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
Command           transform done; 0.37 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 354 ; free virtual = 6607
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 361 ; free virtual = 6615
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.18 sec.
Command       elaborate done; 31.26 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.66 seconds; current allocated memory: 74.751 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.800 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.972 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 355 ; free virtual = 6608
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.1 sec.
Command     csynth_design done; 32.36 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:29:56 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.97 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.31 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.79 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.72 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.94 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 380 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 376 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 353 ; free virtual = 6605
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.02 sec.
Command       elaborate done; 31.23 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.66 seconds; current allocated memory: 74.678 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.726 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.899 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 352 ; free virtual = 6605
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.1 sec.
Command     csynth_design done; 32.34 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:33:38 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.88 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.32 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.69 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.76 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.76 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.63 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:42).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 380 ; free virtual = 6633
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 376 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:14) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
Command           transform done; 0.37 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 354 ; free virtual = 6607
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 362 ; free virtual = 6615
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.18 sec.
Command       elaborate done; 31.36 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.77 seconds; current allocated memory: 74.750 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.799 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.972 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 355 ; free virtual = 6608
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.1 sec.
Command     csynth_design done; 32.46 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:38:12 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:14:18: error: expected expression
    if (item!=-1):{
                 ^
1 error generated.\n
Command         clang done; error code: 2; 3.86 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:14:18: error: expected expression
    if (item!=-1):{
                 ^
1 error generated.
Command       elaborate done; error code: 2; 6.54 sec.
Command     csynth_design done; error code: 2; 6.54 sec.
Command   ap_source done; error code: 1; 7.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:38:47 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.86 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.76 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.72 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.97 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:46).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:67).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:44).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:89).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:88).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:83).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:82).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:76).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:57).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:56).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:46).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 379 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:70) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:61) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.945 ; gain = 0.258 ; free physical = 375 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:15) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:70) automatically.
Command           transform done; 0.38 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 354 ; free virtual = 6606
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.18 sec.
Command       elaborate done; 31.31 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.73 seconds; current allocated memory: 74.787 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.836 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.009 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.895 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.08 sec.
Command     csynth_design done; 32.39 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:42:33 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.86 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.69 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.79 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.78 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:45).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:89).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:84).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:83).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:78).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:57).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.938 ; gain = 0.258 ; free physical = 380 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:62) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.938 ; gain = 0.258 ; free physical = 376 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:15) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.37 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 354 ; free virtual = 6607
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 354 ; free virtual = 6606
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.16 sec.
Command       elaborate done; 31.32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.73 seconds; current allocated memory: 74.786 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.835 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.008 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.1 sec.
Command     csynth_design done; 32.42 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Mon Apr 15 20:44:51 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.22 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.86 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.26 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.68 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.72 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.94 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 384 ; free virtual = 6637
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.33 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:70).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:91).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:85).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:79).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:59).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:53).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:53).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:53).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:16).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.941 ; gain = 0.258 ; free physical = 379 ; free virtual = 6632
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:73) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:64) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.941 ; gain = 0.258 ; free physical = 375 ; free virtual = 6628
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj1' (unite.cc:11) in function 'readItem' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:15) in function 'readItem' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:73) automatically.
Command           transform done; 0.35 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 354 ; free virtual = 6607
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.15 sec.
Command       elaborate done; 31.2 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.62 seconds; current allocated memory: 74.786 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.835 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 75.007 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 353 ; free virtual = 6606
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.09 sec.
Command     csynth_design done; 32.29 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 22:56:19 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.77 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.84 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.97 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 380 ; free virtual = 6633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.766 ; gain = 0.086 ; free physical = 380 ; free virtual = 6633
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:93).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:61).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.938 ; gain = 0.258 ; free physical = 376 ; free virtual = 6629
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.938 ; gain = 0.258 ; free physical = 372 ; free virtual = 6625
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 349 ; free virtual = 6603
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 349 ; free virtual = 6602
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.03 sec.
Command       elaborate done; 31.28 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.69 seconds; current allocated memory: 74.693 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.742 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.914 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.887 ; gain = 128.207 ; free physical = 348 ; free virtual = 6602
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.09 sec.
Command     csynth_design done; 32.38 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 22:57:58 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.68 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.88 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.77 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.78 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 381 ; free virtual = 6634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 381 ; free virtual = 6634
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:93).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:61).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.941 ; gain = 0.258 ; free physical = 377 ; free virtual = 6630
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.941 ; gain = 0.258 ; free physical = 373 ; free virtual = 6626
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 350 ; free virtual = 6604
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 350 ; free virtual = 6603
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.03 sec.
Command       elaborate done; 31.22 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.65 seconds; current allocated memory: 74.691 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 74.740 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 74.913 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.891 ; gain = 128.207 ; free physical = 349 ; free virtual = 6603
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.09 sec.
Command     csynth_design done; 32.32 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 22:59:39 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.88 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.74 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.91 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.64 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 380 ; free virtual = 6634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 380 ; free virtual = 6634
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:41).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:93).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:61).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:34).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:31).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:30).
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.262 ; free physical = 376 ; free virtual = 6629
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 365.949 ; gain = 0.262 ; free physical = 372 ; free virtual = 6625
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:28) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:38) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
INFO: [XFORM 203-602] Inlining function 'readCompare' into 'unite' (unite.cc:75) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'items1.stream_.V' (unite.cc:68) is invalid: it has no data producer
Command           transform done; 0.43 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:28:36) to (unite.cc:28:31) in function 'unite'... converting 3 basic blocks.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.918 ; gain = 128.230 ; free physical = 350 ; free virtual = 6603
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.918 ; gain = 128.230 ; free physical = 349 ; free virtual = 6602
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.38 sec.
Command       elaborate done; 31.79 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.22 seconds; current allocated memory: 75.983 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - readAdj2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 76.114 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - readAdj2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 76.379 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
WARNING: [HLS 200-433] Loop - readAdj2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - readAdj2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - readAdj2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: unite_control_s_axi unite
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 493.918 ; gain = 128.230 ; free physical = 348 ; free virtual = 6602
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.24 sec.
Command     csynth_design done; 33.03 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:01:07 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.36 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.64 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.92 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.81 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.77 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.61 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.97 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 380 ; free virtual = 6634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 380 ; free virtual = 6634
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:41).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:93).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:61).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:34).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:31).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:20).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:30).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 375 ; free virtual = 6629
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:20) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 371 ; free virtual = 6625
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:28) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:38) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
INFO: [XFORM 203-602] Inlining function 'readCompare' into 'unite' (unite.cc:75) automatically.
Command           transform done; 0.43 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:28:36) to (unite.cc:28:31) in function 'unite'... converting 3 basic blocks.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 349 ; free virtual = 6603
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 348 ; free virtual = 6602
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.46 sec.
Command       elaborate done; 31.78 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.3 seconds; current allocated memory: 76.871 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 77.125 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 77.749 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.11 sec.
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 345 ; free virtual = 6600
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.92 sec.
Command     csynth_design done; 33.7 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:05:44 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:25:3: error: 'continue' statement not in loop statement
  continue;
  ^
unite.cc:27:1: error: extraneous closing brace ('}')
}
^
2 errors generated.\n
Command         clang done; error code: 2; 3.87 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:25:3: error: 'continue' statement not in loop statement
  continue;
  ^
unite.cc:27:1: error: extraneous closing brace ('}')
}
^
2 errors generated.
Command       elaborate done; error code: 2; 6.56 sec.
Command     csynth_design done; error code: 2; 6.57 sec.
Command   ap_source done; error code: 1; 7.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:06:46 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.78 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 377 ; free virtual = 6631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 377 ; free virtual = 6631
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:41).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:18).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:71).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:48).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:93).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:92).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:61).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:60).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:50).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:39).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:34).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:31).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:22).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:30).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 372 ; free virtual = 6627
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:22) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:65) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 369 ; free virtual = 6623
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:28) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:38) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:74) automatically.
INFO: [XFORM 203-602] Inlining function 'readCompare' into 'unite' (unite.cc:75) automatically.
Command           transform done; 0.42 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:28:36) to (unite.cc:28:31) in function 'unite'... converting 3 basic blocks.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 346 ; free virtual = 6601
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 345 ; free virtual = 6600
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.45 sec.
Command       elaborate done; 31.63 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: unite
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: unite
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.14 seconds; current allocated memory: 76.826 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 77.076 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 77.677 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: unite
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 493.922 ; gain = 128.238 ; free physical = 343 ; free virtual = 6598
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 1.89 sec.
Command     csynth_design done; 33.52 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:13:25 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.36 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.64 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.88 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.3 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.7 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.77 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.97 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 376 ; free virtual = 6630
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 376 ; free virtual = 6630
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:38).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:45).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:89).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:84).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:83).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:78).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:57).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 371 ; free virtual = 6625
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:62) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 367 ; free virtual = 6621
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:35) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.72 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 34 basic blocks.
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 344 ; free virtual = 6599
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 342 ; free virtual = 6597
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.91 sec.
Command       elaborate done; 32.13 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.65 seconds; current allocated memory: 86.324 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 86.407 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.579 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.792 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 87.032 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 87.745 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 493.926 ; gain = 128.238 ; free physical = 332 ; free virtual = 6587
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.08 sec.
Command     csynth_design done; 34.21 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:34:41 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.88 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.31 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.68 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.77 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.73 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.63 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 379 ; free virtual = 6634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 379 ; free virtual = 6634
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:38).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'check_sol' (unite.cc:45).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:89).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:84).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:83).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:78).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:57).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:52).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 374 ; free virtual = 6629
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:62) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 370 ; free virtual = 6625
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:35) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'check_sol' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.79 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 35 basic blocks.
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.930 ; gain = 128.242 ; free physical = 347 ; free virtual = 6602
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.930 ; gain = 128.242 ; free physical = 345 ; free virtual = 6600
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.98 sec.
Command       elaborate done; 32.17 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.66 seconds; current allocated memory: 86.324 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 86.407 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.580 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.792 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 87.032 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 87.745 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 493.930 ; gain = 128.242 ; free physical = 336 ; free virtual = 6591
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.06 sec.
Command     csynth_design done; 34.24 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:47:33 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.65 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:54:77: error: expected expression
        int_in_adj(adj1.Get(i),adj_out) and int_in_adj(adj2.Get(i),adj_out)): continue
                                                                            ^
1 error generated.\n
Command         clang done; error code: 2; 3.84 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:54:77: error: expected expression
        int_in_adj(adj1.Get(i),adj_out) and int_in_adj(adj2.Get(i),adj_out)): continue
                                                                            ^
1 error generated.
Command       elaborate done; error code: 2; 6.51 sec.
Command     csynth_design done; error code: 2; 6.51 sec.
Command   ap_source done; error code: 1; 7.47 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:48:23 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.34 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.62 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:54:86: error: expected ';' after continue statement
        int_in_adj(adj1.Get(i),adj_out) and int_in_adj(adj2.Get(i),adj_out)) continue
                                                                                     ^
                                                                                     ;
1 error generated.\n
Command         clang done; error code: 2; 3.86 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:54:86: error: expected ';' after continue statement
        int_in_adj(adj1.Get(i),adj_out) and int_in_adj(adj2.Get(i),adj_out)) continue
                                                                                     ^
                                                                                     ;
1 error generated.
Command       elaborate done; error code: 2; 6.54 sec.
Command     csynth_design done; error code: 2; 6.54 sec.
Command   ap_source done; error code: 1; 7.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:49:08 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.64 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from unite.cc:1:
unite.cc:55:9: error: expected expression
    else: printf("\nSolution check: False");
        ^
1 error generated.\n
Command         clang done; error code: 2; 3.87 sec.
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from unite.cc:1:
unite.cc:55:9: error: expected expression
    else: printf("\nSolution check: False");
        ^
1 error generated.
Command       elaborate done; error code: 2; 6.53 sec.
Command     csynth_design done; error code: 2; 6.54 sec.
Command   ap_source done; error code: 1; 7.53 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:49:39 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.2 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.14 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.19 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.18 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.69 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.74 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.79 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 377 ; free virtual = 6632
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 377 ; free virtual = 6632
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.34 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:38).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:65).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:87).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:86).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:80).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:75).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:53).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:53).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'int_in_adj' (unite.cc:46).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 372 ; free virtual = 6627
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17) automatically.
INFO: [XFORM 203-602] Inlining function 'int_in_adj' into 'check_sol' (unite.cc:54) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:59) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 368 ; free virtual = 6623
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:35) in function 'readCompare' completely.
INFO: [XFORM 203-602] Inlining function 'int_in_adj' into 'check_sol' (unite.cc:54) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:68) automatically.
Command           transform done; 0.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'readCompare' (unite.cc:22)...30 expression(s) balanced.
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.934 ; gain = 128.246 ; free physical = 345 ; free virtual = 6600
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.934 ; gain = 128.246 ; free physical = 328 ; free virtual = 6583
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.37 sec.
Command       elaborate done; 32.49 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model check_sol 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare check_sol unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : check_sol ...
Execute         set_default_model check_sol 
Execute         apply_spec_resource_limit check_sol 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare check_sol unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: check_sol ...
Execute         set_default_model check_sol 
Execute         cdfg_preprocess -model check_sol 
Execute         rtl_gen_preprocess check_sol 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare check_sol unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 34.13 seconds; current allocated memory: 98.183 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 98.782 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Command         report done; 0.25 sec.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'check_sol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model check_sol 
Execute         schedule -model check_sol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 99.275 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.sched.adb -f 
INFO-FLOW: Finish scheduling check_sol.
Execute         set_default_model check_sol 
Execute         bind -model check_sol 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=check_sol
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 99.678 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.verbose.bind.rpt -verbose -f 
Command         report done; 0.23 sec.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.bind.adb -f 
INFO-FLOW: Finish binding check_sol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 100.051 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 100.403 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Command         report done; 0.51 sec.
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess check_sol 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare check_sol unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 101.648 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare check_sol unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
Command         db_write done; 0.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'check_sol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model check_sol -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'check_sol'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 104.783 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl check_sol -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/check_sol -synmodules readCompare check_sol unite 
Execute         gen_rtl check_sol -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/check_sol 
Execute         gen_rtl check_sol -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/check_sol 
Execute         gen_tb_info check_sol -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model check_sol -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/check_sol_csynth.rpt -f 
Execute         report -model check_sol -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/check_sol_csynth.xml -f -x 
Execute         report -model check_sol -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.verbose.rpt -verbose -f 
Command         report done; 0.31 sec.
Execute         db_write -model check_sol -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.adb -f 
Command         db_write done; 0.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 107.517 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare check_sol unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Command         report done; 0.38 sec.
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.14 sec.
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Command         report done; 0.56 sec.
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Command         db_write done; 0.15 sec.
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare check_sol unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [check_sol] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model check_sol
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare check_sol unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model check_sol
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.2 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/check_sol.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 493.934 ; gain = 128.246 ; free physical = 307 ; free virtual = 6566
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 6.75 sec.
Command     csynth_design done; 39.24 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution opened at Tue Apr 16 23:57:39 EDT 2019
Execute       config_clock -quiet -name default -period 3.3333333333333335 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcku5p-sfvb784-3-e 
Execute         add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute           get_default_platform 
Execute           license_isbetapart xcku5p 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source done; 0.13 sec.
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.18 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute           config_chip_info -quiet -speed fast 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
Execute         get_default_platform 
Command       set_part done; 0.35 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute       config_chip_info -quiet -speed fast 
Command     open_solution done; 0.63 sec.
Execute     set_part xcku5p-sfvb784-3-e 
Execute       add_library xilinx/kintexuplus/kintexuplus:xcku5p:-sfvb784:-3-e 
Execute         get_default_platform 
Execute         license_isbetapart xcku5p 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/dsp48e2.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}    {FF 548160} {DSP48E 2520}  {BRAM 1824}    {URAM 0}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 27120} {LUT 216960}    {FF 433920} {DSP48E 1824}  {BRAM 960}    {URAM 64}  
Execute         config_chip_info -quiet -speed fast 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/kintexuplus/kintexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_hp.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     add_files -cflags -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include unite.cc 
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
Execute       is_xip unite.cc 
Execute     set_top unite 
Execute     create_clock -period 300MHz -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling unite.cc as C++
Execute         get_default_platform 
Execute         is_encrypted unite.cc 
Execute         get_default_platform 
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "unite.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E unite.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc
Command         clang done; 2.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc"  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/useless.bc
Command         clang done; 3.87 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute         tidy_31 xilinx-directive2pragma /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 -directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/solution.json -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.diag.yml /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.out.log 2> /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/xilinx-dataflow-lawyer.unite.pp.0.cc.err.log 
Command         ap_eval done; 1.69 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pp.0.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 4.73 sec.
INFO-FLOW: tidy-3.1 time 8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 2.78 sec.
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc"   -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.1.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc
Command         clang done; 2.62 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc"  -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.pragma.2.cc -DHLSLIB_SYNTHESIS -std=c++11 -I../hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.g.bc -hls-opt -except-internalize unite -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g 
Command         llvm-ld done; 1.36 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 375 ; free virtual = 6633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 365.770 ; gain = 0.086 ; free physical = 375 ; free virtual = 6633
Execute         ::config_rtl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top unite -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.0.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:38).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:15).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:68).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:90).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:89).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:84).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:83).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:78).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:77).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:58).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:57).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:55).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'check_sol' (unite.cc:54).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'int_in_adj' (unite.cc:47).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:36).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:29).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readCompare' (unite.cc:26).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem' (unite.cc:17).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readCompare' (unite.cc:25).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 370 ; free virtual = 6629
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17) automatically.
INFO: [XFORM 203-602] Inlining function 'int_in_adj' into 'check_sol' (unite.cc:55) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.prechk.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:63) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.949 ; gain = 0.266 ; free physical = 366 ; free virtual = 6625
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.g.1.bc to /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'readAdj2' (unite.cc:23) in function 'readCompare' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (unite.cc:28) in function 'readCompare' completely.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:35) in function 'readCompare' completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:71) automatically.
Command           transform done; 0.72 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.1.tmp.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:11:38) to (unite.cc:11:32) in function 'unite'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:23:36) to (unite.cc:23:31) in function 'readCompare'... converting 35 basic blocks.
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.242 ; free physical = 343 ; free virtual = 6601
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.2.bc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 493.926 ; gain = 128.242 ; free physical = 341 ; free virtual = 6599
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.91 sec.
Command       elaborate done; 32.07 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
Execute         ap_set_top_model unite 
Execute         get_model_list unite -filter all-wo-channel -topdown 
Execute         preproc_iomode -model unite 
Execute         preproc_iomode -model readCompare 
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Model list for configure: readCompare unite
INFO-FLOW: Configuring Module : readCompare ...
Execute         set_default_model readCompare 
Execute         apply_spec_resource_limit readCompare 
INFO-FLOW: Configuring Module : unite ...
Execute         set_default_model unite 
Execute         apply_spec_resource_limit unite 
INFO-FLOW: Model list for preprocess: readCompare unite
INFO-FLOW: Preprocessing Module: readCompare ...
Execute         set_default_model readCompare 
Execute         cdfg_preprocess -model readCompare 
Execute         rtl_gen_preprocess readCompare 
INFO-FLOW: Preprocessing Module: unite ...
Execute         set_default_model unite 
Execute         cdfg_preprocess -model unite 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for synthesis: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model readCompare 
Execute         schedule -model readCompare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.56 seconds; current allocated memory: 86.227 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.sched.adb -f 
INFO-FLOW: Finish scheduling readCompare.
Execute         set_default_model readCompare 
Execute         bind -model readCompare 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCompare
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 86.310 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.bind.adb -f 
INFO-FLOW: Finish binding readCompare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model unite 
Execute         schedule -model unite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.482 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sched.adb -f 
INFO-FLOW: Finish scheduling unite.
Execute         set_default_model unite 
Execute         bind -model unite 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=unite
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 86.695 MB.
Execute         report -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.bind.adb -f 
INFO-FLOW: Finish binding unite.
Execute         get_model_list unite -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess readCompare 
Execute         rtl_gen_preprocess unite 
INFO-FLOW: Model list for RTL generation: readCompare unite
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCompare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model readCompare -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCompare'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 86.935 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl readCompare -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/readCompare -synmodules readCompare unite 
Execute         gen_rtl readCompare -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/readCompare 
Execute         gen_rtl readCompare -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/readCompare 
Execute         gen_tb_info readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.rpt -f 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/readCompare_csynth.xml -f -x 
Execute         report -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.verbose.rpt -verbose -f 
Execute         db_write -model readCompare -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model unite -vendor xilinx -mg_file /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj1_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/adj2_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'adj1_data_V' and 'adj2_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 87.648 MB.
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         gen_rtl unite -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/systemc/unite -synmodules readCompare unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vhdl -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/vhdl/unite 
Execute         gen_rtl unite -istop -style xilinx -f -lang vlog -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/verilog/unite 
Execute         export_constraint_db -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl -f -tool general 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.design.xml -verbose -f -dv 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite -p /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.rpt -f 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/syn/report/unite_csynth.xml -f -x 
Execute         report -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.verbose.rpt -verbose -f 
Execute         db_write -model unite -o /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.adb -f 
Execute         sc_get_clocks unite 
Execute         sc_get_portdomain unite 
INFO-FLOW: Model list for RTL component generation: readCompare unite
INFO-FLOW: Handling components in module [readCompare] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
INFO-FLOW: Handling components in module [unite] ... 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component unite_control_s_axi.
INFO-FLOW: Append model unite_control_s_axi
INFO-FLOW: Append model readCompare
INFO-FLOW: Append model unite
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d1_A unite_control_s_axi readCompare unite
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model unite_control_s_axi
INFO-FLOW: To file: write model readCompare
INFO-FLOW: To file: write model unite
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Execute         get_config_sdx -target 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.14 sec.
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.19 sec.
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/kintexuplus/kintexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.rtl_wrap.cfg.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/readCompare.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.compgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.tbgen.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/unite.constraint.tcl 
Execute         sc_get_clocks unite 
Execute         source /home/mengy/smith-hls-sandbox/hls_sandbox/unite_stream/hls/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 493.926 ; gain = 128.242 ; free physical = 333 ; free virtual = 6590
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
Command       autosyn done; 2.05 sec.
Command     csynth_design done; 34.12 sec.
Execute     cleanup_all 
