Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 20 18:45:51 2021
| Host         : DESKTOP-U3K34TF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file spiking_Web_timing_summary_routed.rpt -pb spiking_Web_timing_summary_routed.pb -rpx spiking_Web_timing_summary_routed.rpx -warn_on_violation
| Design       : spiking_Web
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.989        0.000                      0                20970        0.062        0.000                      0                20970        4.500        0.000                       0                 11611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.989        0.000                      0                20760        0.062        0.000                      0                20760        4.500        0.000                       0                 11611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.774        0.000                      0                  210        0.150        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 2.009ns (23.028%)  route 6.715ns (76.972%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.724     5.245    ColumnX[2].NeuronY[1].input_neuronY/CLK
    SLICE_X27Y121        FDCE                                         r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDCE (Prop_fdce_C_Q)         0.456     5.701 r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/Q
                         net (fo=14, routed)          1.190     6.891    ColumnX[2].NeuronY[1].input_neuronY/id_match_reg_n_0
    SLICE_X27Y116        LUT2 (Prop_lut2_I0_O)        0.152     7.043 r  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_47/O
                         net (fo=2, routed)           0.863     7.907    ColumnX[2].NeuronY[1].input_neuronY/new_instruction_reg0
    SLICE_X27Y116        LUT3 (Prop_lut3_I0_O)        0.332     8.239 r  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_23/O
                         net (fo=1, routed)           0.797     9.035    ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_4__25
    SLICE_X31Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.159 r  ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_9__0/O
                         net (fo=1, routed)           0.647     9.807    Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28_0
    SLICE_X33Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.931 r  Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25/O
                         net (fo=1, routed)           0.288    10.219    Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25_n_0
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.343 r  Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28/O
                         net (fo=98, routed)          1.566    11.909    ColumnX[1].NeuronY[9].input_neuronY/new_instruction_com
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.117    12.026 f  ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual[17]_i_8__2/O
                         net (fo=2, routed)           0.439    12.464    ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual[17]_i_8__2_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.332    12.796 f  ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual[4]_i_5__9/O
                         net (fo=1, routed)           0.445    13.241    ColumnX[1].NeuronY[9].input_neuronY/uartx/FSM_onehot_actual_reg[4]_2
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.365 r  ColumnX[1].NeuronY[9].input_neuronY/uartx/FSM_onehot_actual[4]_i_2__9/O
                         net (fo=1, routed)           0.480    13.845    ColumnX[1].NeuronY[9].input_neuronY/uartx/FSM_onehot_actual[4]_i_2__9_n_0
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.969 r  ColumnX[1].NeuronY[9].input_neuronY/uartx/FSM_onehot_actual[4]_i_1__9/O
                         net (fo=1, routed)           0.000    13.969    ColumnX[1].NeuronY[9].input_neuronY/uartx_n_18
    SLICE_X15Y86         FDCE                                         r  ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.435    14.776    ColumnX[1].NeuronY[9].input_neuronY/CLK
    SLICE_X15Y86         FDCE                                         r  ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual_reg[4]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X15Y86         FDCE (Setup_fdce_C_D)        0.031    14.958    ColumnX[1].NeuronY[9].input_neuronY/FSM_onehot_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Column0[2].input_neuron/FSM_onehot_actual_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.684ns (19.761%)  route 6.838ns (80.239%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.724     5.245    ColumnX[2].NeuronY[1].input_neuronY/CLK
    SLICE_X27Y121        FDCE                                         r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDCE (Prop_fdce_C_Q)         0.456     5.701 f  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/Q
                         net (fo=14, routed)          1.190     6.891    ColumnX[2].NeuronY[1].input_neuronY/id_match_reg_n_0
    SLICE_X27Y116        LUT2 (Prop_lut2_I0_O)        0.152     7.043 f  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_47/O
                         net (fo=2, routed)           0.863     7.907    ColumnX[2].NeuronY[1].input_neuronY/new_instruction_reg0
    SLICE_X27Y116        LUT3 (Prop_lut3_I0_O)        0.332     8.239 f  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_23/O
                         net (fo=1, routed)           0.797     9.035    ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_4__25
    SLICE_X31Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.159 f  ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_9__0/O
                         net (fo=1, routed)           0.647     9.807    Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28_0
    SLICE_X33Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.931 f  Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25/O
                         net (fo=1, routed)           0.288    10.219    Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25_n_0
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.343 f  Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28/O
                         net (fo=98, routed)          2.069    12.412    Column0[2].input_neuron/new_instruction_com
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.124    12.536 r  Column0[2].input_neuron/FSM_onehot_actual[17]_i_7__9/O
                         net (fo=2, routed)           0.492    13.028    Column0[2].input_neuron/FSM_onehot_actual[17]_i_7__9_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.152 f  Column0[2].input_neuron/FSM_onehot_actual[17]_i_4__19/O
                         net (fo=1, routed)           0.492    13.643    Column0[2].input_neuron/FSM_onehot_actual[17]_i_4__19_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    13.767 r  Column0[2].input_neuron/FSM_onehot_actual[17]_i_1__22/O
                         net (fo=1, routed)           0.000    13.767    Column0[2].input_neuron/FSM_onehot_actual[17]_i_1__22_n_0
    SLICE_X44Y63         FDCE                                         r  Column0[2].input_neuron/FSM_onehot_actual_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.433    14.774    Column0[2].input_neuron/CLK
    SLICE_X44Y63         FDCE                                         r  Column0[2].input_neuron/FSM_onehot_actual_reg[17]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y63         FDCE (Setup_fdce_C_D)        0.029    14.954    Column0[2].input_neuron/FSM_onehot_actual_reg[17]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Column0[4].input_neuron/FSM_onehot_actual_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.808ns (21.405%)  route 6.639ns (78.595%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.724     5.245    ColumnX[2].NeuronY[1].input_neuronY/CLK
    SLICE_X27Y121        FDCE                                         r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDCE (Prop_fdce_C_Q)         0.456     5.701 f  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/Q
                         net (fo=14, routed)          1.190     6.891    ColumnX[2].NeuronY[1].input_neuronY/id_match_reg_n_0
    SLICE_X27Y116        LUT2 (Prop_lut2_I0_O)        0.152     7.043 f  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_47/O
                         net (fo=2, routed)           0.863     7.907    ColumnX[2].NeuronY[1].input_neuronY/new_instruction_reg0
    SLICE_X27Y116        LUT3 (Prop_lut3_I0_O)        0.332     8.239 f  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_23/O
                         net (fo=1, routed)           0.797     9.035    ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_4__25
    SLICE_X31Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.159 f  ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_9__0/O
                         net (fo=1, routed)           0.647     9.807    Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28_0
    SLICE_X33Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.931 f  Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25/O
                         net (fo=1, routed)           0.288    10.219    Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25_n_0
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.343 f  Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28/O
                         net (fo=98, routed)          1.529    11.872    Column0[4].input_neuron/new_instruction_com
    SLICE_X47Y84         LUT2 (Prop_lut2_I1_O)        0.124    11.996 r  Column0[4].input_neuron/FSM_onehot_actual[4]_i_4__19/O
                         net (fo=2, routed)           0.419    12.415    Column0[4].input_neuron/FSM_onehot_actual[4]_i_4__19_n_0
    SLICE_X47Y84         LUT4 (Prop_lut4_I3_O)        0.124    12.539 r  Column0[4].input_neuron/FSM_onehot_actual[17]_i_5__21/O
                         net (fo=1, routed)           0.422    12.961    Column0[4].input_neuron/FSM_onehot_actual[17]_i_5__21_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.085 r  Column0[4].input_neuron/FSM_onehot_actual[17]_i_3__23/O
                         net (fo=1, routed)           0.483    13.568    Column0[4].input_neuron/FSM_onehot_actual[17]_i_3__23_n_0
    SLICE_X47Y84         LUT5 (Prop_lut5_I1_O)        0.124    13.692 r  Column0[4].input_neuron/FSM_onehot_actual[17]_i_1__24/O
                         net (fo=1, routed)           0.000    13.692    Column0[4].input_neuron/FSM_onehot_actual[17]_i_1__24_n_0
    SLICE_X47Y84         FDCE                                         r  Column0[4].input_neuron/FSM_onehot_actual_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.432    14.773    Column0[4].input_neuron/CLK
    SLICE_X47Y84         FDCE                                         r  Column0[4].input_neuron/FSM_onehot_actual_reg[17]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)        0.029    14.953    Column0[4].input_neuron/FSM_onehot_actual_reg[17]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 3.600ns (42.635%)  route 4.844ns (57.365%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.794    13.578    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.702 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[6]_i_1__16/O
                         net (fo=1, routed)           0.000    13.702    ColumnX[1].NeuronY[7].input_neuronY/voltage[6]_i_1__16_n_0
    SLICE_X51Y99         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y99         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[6]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.032    14.967    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 3.600ns (42.660%)  route 4.839ns (57.340%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.789    13.573    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.697 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[2]_i_1__16/O
                         net (fo=1, routed)           0.000    13.697    ColumnX[1].NeuronY[7].input_neuronY/voltage[2]_i_1__16_n_0
    SLICE_X51Y99         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y99         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[2]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.031    14.966    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[2]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.600ns (42.702%)  route 4.831ns (57.298%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.781    13.565    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.689 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[3]_i_1__16/O
                         net (fo=1, routed)           0.000    13.689    ColumnX[1].NeuronY[7].input_neuronY/voltage[3]_i_1__16_n_0
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[3]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.029    14.964    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[3]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -13.689    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 1.808ns (21.468%)  route 6.614ns (78.532%))
  Logic Levels:           9  (LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.724     5.245    ColumnX[2].NeuronY[1].input_neuronY/CLK
    SLICE_X27Y121        FDCE                                         r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDCE (Prop_fdce_C_Q)         0.456     5.701 r  ColumnX[2].NeuronY[1].input_neuronY/id_match_reg/Q
                         net (fo=14, routed)          1.190     6.891    ColumnX[2].NeuronY[1].input_neuronY/id_match_reg_n_0
    SLICE_X27Y116        LUT2 (Prop_lut2_I0_O)        0.152     7.043 r  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_47/O
                         net (fo=2, routed)           0.863     7.907    ColumnX[2].NeuronY[1].input_neuronY/new_instruction_reg0
    SLICE_X27Y116        LUT3 (Prop_lut3_I0_O)        0.332     8.239 r  ColumnX[2].NeuronY[1].input_neuronY/FSM_onehot_actual[4]_i_23/O
                         net (fo=1, routed)           0.797     9.035    ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_4__25
    SLICE_X31Y117        LUT5 (Prop_lut5_I1_O)        0.124     9.159 r  ColumnX[1].NeuronY[4].input_neuronY/FSM_onehot_actual[4]_i_9__0/O
                         net (fo=1, routed)           0.647     9.807    Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28_0
    SLICE_X33Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.931 r  Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25/O
                         net (fo=1, routed)           0.288    10.219    Column0[7].input_neuron/FSM_onehot_actual[4]_i_4__25_n_0
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.343 r  Column0[7].input_neuron/FSM_onehot_actual[4]_i_2__28/O
                         net (fo=98, routed)          1.831    12.173    ColumnX[1].NeuronY[0].input_neuronY/new_instruction_com
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    12.297 f  ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual[17]_i_8__7/O
                         net (fo=2, routed)           0.416    12.713    ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual[17]_i_8__7_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    12.837 f  ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual[4]_i_5__14/O
                         net (fo=1, routed)           0.290    13.127    ColumnX[1].NeuronY[0].input_neuronY/uartx/FSM_onehot_actual_reg[4]_2
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124    13.251 r  ColumnX[1].NeuronY[0].input_neuronY/uartx/FSM_onehot_actual[4]_i_2__18/O
                         net (fo=1, routed)           0.292    13.543    ColumnX[1].NeuronY[0].input_neuronY/uartx/FSM_onehot_actual[4]_i_2__18_n_0
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124    13.667 r  ColumnX[1].NeuronY[0].input_neuronY/uartx/FSM_onehot_actual[4]_i_1__16/O
                         net (fo=1, routed)           0.000    13.667    ColumnX[1].NeuronY[0].input_neuronY/uartx_n_16
    SLICE_X40Y76         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.422    14.763    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X40Y76         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual_reg[4]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.031    14.945    ColumnX[1].NeuronY[0].input_neuronY/FSM_onehot_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.600ns (42.717%)  route 4.828ns (57.283%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.778    13.562    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.686 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[4]_i_1__16/O
                         net (fo=1, routed)           0.000    13.686    ColumnX[1].NeuronY[7].input_neuronY/voltage[4]_i_1__16_n_0
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[4]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.031    14.966    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 3.600ns (43.114%)  route 4.750ns (56.886%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.700    13.484    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.608 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[5]_i_1__16/O
                         net (fo=1, routed)           0.000    13.608    ColumnX[1].NeuronY[7].input_neuronY/voltage[5]_i_1__16_n_0
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[5]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.031    14.966    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 3.600ns (43.119%)  route 4.749ns (56.881%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.737     5.258    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X51Y108        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.456     5.714 r  ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg[2]/Q
                         net (fo=22, routed)          0.937     6.651    ColumnX[1].NeuronY[7].input_neuronY/holder_pointer_reg_n_0_[2]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.775 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5/O
                         net (fo=47, routed)          1.048     7.823    ColumnX[1].NeuronY[7].input_neuronY/voltage[0]_i_4__5_n_0
    SLICE_X57Y98         MUXF7 (Prop_muxf7_S_O)       0.276     8.099 r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5/O
                         net (fo=2, routed)           0.687     8.787    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]_i_18__5_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299     9.086 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5/O
                         net (fo=1, routed)           0.000     9.086    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_37__5_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.636 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5/CO[3]
                         net (fo=1, routed)           0.000     9.636    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_29__5_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_15__5/O[1]
                         net (fo=2, routed)           0.857    10.827    ColumnX[1].NeuronY[7].input_neuronY/spike_flag2[9]
    SLICE_X52Y103        LUT4 (Prop_lut4_I1_O)        0.303    11.130 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5/O
                         net (fo=1, routed)           0.000    11.130    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_i_14__5_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.643 r  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5/CO[3]
                         net (fo=1, routed)           0.000    11.643    ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_4__5_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.897 f  ColumnX[1].NeuronY[7].input_neuronY/spike_flag_reg_i_2__5/CO[0]
                         net (fo=2, routed)           0.521    12.417    ColumnX[1].NeuronY[7].input_neuronY/spike_flag1
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.367    12.784 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16/O
                         net (fo=16, routed)          0.699    13.483    ColumnX[1].NeuronY[7].input_neuronY/voltage[15]_i_6__16_n_0
    SLICE_X53Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.607 r  ColumnX[1].NeuronY[7].input_neuronY/voltage[7]_i_1__16/O
                         net (fo=1, routed)           0.000    13.607    ColumnX[1].NeuronY[7].input_neuronY/voltage[7]_i_1__16_n_0
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.443    14.784    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X53Y98         FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.032    14.967    ColumnX[1].NeuronY[7].input_neuronY/voltage_reg[7]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Column0[5].input_neuron/data_buffer_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Column0[5].input_neuron/vth_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.760%)  route 0.229ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.559     1.442    Column0[5].input_neuron/CLK
    SLICE_X38Y60         FDCE                                         r  Column0[5].input_neuron/data_buffer_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  Column0[5].input_neuron/data_buffer_reg[2][0]/Q
                         net (fo=14, routed)          0.229     1.835    Column0[5].input_neuron/dato_rx_1[8]
    SLICE_X35Y62         FDCE                                         r  Column0[5].input_neuron/vth_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.824     1.952    Column0[5].input_neuron/CLK
    SLICE_X35Y62         FDCE                                         r  Column0[5].input_neuron/vth_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y62         FDCE (Hold_fdce_C_D)         0.070     1.773    Column0[5].input_neuron/vth_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[0].input_neuronY/vth_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.447%)  route 0.193ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.548     1.431    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X38Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.148     1.579 r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/Q
                         net (fo=25, routed)          0.193     1.772    ColumnX[1].NeuronY[0].input_neuronY/p_0_in1_in[4]
    SLICE_X35Y73         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/vth_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.813     1.941    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X35Y73         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/vth_reg[4]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y73         FDCE (Hold_fdce_C_D)         0.017     1.709    ColumnX[1].NeuronY[0].input_neuronY/vth_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[0].input_neuronY/pesos_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.342%)  route 0.193ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.548     1.431    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X38Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.148     1.579 r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][4]/Q
                         net (fo=25, routed)          0.193     1.773    ColumnX[1].NeuronY[0].input_neuronY/p_0_in1_in[4]
    SLICE_X35Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/pesos_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.812     1.940    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X35Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/pesos_reg[8][4]/C
                         clock pessimism             -0.249     1.691    
    SLICE_X35Y74         FDCE (Hold_fdce_C_D)         0.013     1.704    ColumnX[1].NeuronY[0].input_neuronY/pesos_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Column0[5].input_neuron/data_buffer_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Column0[5].input_neuron/pesos_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.361%)  route 0.206ns (61.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.559     1.442    Column0[5].input_neuron/CLK
    SLICE_X37Y60         FDCE                                         r  Column0[5].input_neuron/data_buffer_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  Column0[5].input_neuron/data_buffer_reg[1][5]/Q
                         net (fo=16, routed)          0.206     1.776    Column0[5].input_neuron/dato_rx_1[5]
    SLICE_X34Y61         FDCE                                         r  Column0[5].input_neuron/pesos_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.826     1.954    Column0[5].input_neuron/CLK
    SLICE_X34Y61         FDCE                                         r  Column0[5].input_neuron/pesos_reg[0][5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)        -0.001     1.704    Column0[5].input_neuron/pesos_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Column0[5].input_neuron/data_buffer_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Column0[5].input_neuron/leak_values_reg[9][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.948%)  route 0.274ns (66.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.559     1.442    Column0[5].input_neuron/CLK
    SLICE_X37Y60         FDCE                                         r  Column0[5].input_neuron/data_buffer_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  Column0[5].input_neuron/data_buffer_reg[1][3]/Q
                         net (fo=26, routed)          0.274     1.858    Column0[5].input_neuron/dato_rx_1[3]
    SLICE_X32Y58         FDPE                                         r  Column0[5].input_neuron/leak_values_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.828     1.956    Column0[5].input_neuron/CLK
    SLICE_X32Y58         FDPE                                         r  Column0[5].input_neuron/leak_values_reg[9][3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X32Y58         FDPE (Hold_fdpe_C_D)         0.072     1.779    Column0[5].input_neuron/leak_values_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[3].input_neuronY/pesos_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.753%)  route 0.277ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.642     1.526    ColumnX[1].NeuronY[3].input_neuronY/CLK
    SLICE_X33Y109        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][4]/Q
                         net (fo=25, routed)          0.277     1.943    ColumnX[1].NeuronY[3].input_neuronY/p_0_in1_in[4]
    SLICE_X36Y108        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/pesos_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[1].NeuronY[3].input_neuronY/CLK
    SLICE_X36Y108        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/pesos_reg[7][4]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X36Y108        FDCE (Hold_fdce_C_D)         0.070     1.859    ColumnX[1].NeuronY[3].input_neuronY/pesos_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[1].input_neuronY/data_buffer_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[1].input_neuronY/pesos_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.021%)  route 0.273ns (65.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.557     1.440    ColumnX[1].NeuronY[1].input_neuronY/CLK
    SLICE_X37Y84         FDCE                                         r  ColumnX[1].NeuronY[1].input_neuronY/data_buffer_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  ColumnX[1].NeuronY[1].input_neuronY/data_buffer_reg[2][6]/Q
                         net (fo=15, routed)          0.273     1.855    ColumnX[1].NeuronY[1].input_neuronY/p_0_in1_in[14]
    SLICE_X33Y82         FDCE                                         r  ColumnX[1].NeuronY[1].input_neuronY/pesos_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.821     1.949    ColumnX[1].NeuronY[1].input_neuronY/CLK
    SLICE_X33Y82         FDCE                                         r  ColumnX[1].NeuronY[1].input_neuronY/pesos_reg[6][14]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y82         FDCE (Hold_fdce_C_D)         0.070     1.770    ColumnX[1].NeuronY[1].input_neuronY/pesos_reg[6][14]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[3].input_neuronY/uartx/tx_busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[3].input_neuronY/FSM_onehot_actual_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.771%)  route 0.259ns (58.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.639     1.523    ColumnX[1].NeuronY[3].input_neuronY/uartx/CLK
    SLICE_X37Y112        FDPE                                         r  ColumnX[1].NeuronY[3].input_neuronY/uartx/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  ColumnX[1].NeuronY[3].input_neuronY/uartx/tx_busy_reg/Q
                         net (fo=6, routed)           0.259     1.923    ColumnX[1].NeuronY[3].input_neuronY/uartx/tx_busy
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  ColumnX[1].NeuronY[3].input_neuronY/uartx/FSM_onehot_actual[15]_i_1__12/O
                         net (fo=1, routed)           0.000     1.968    ColumnX[1].NeuronY[3].input_neuronY/uartx_n_3
    SLICE_X33Y110        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/FSM_onehot_actual_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.914     2.042    ColumnX[1].NeuronY[3].input_neuronY/CLK
    SLICE_X33Y110        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/FSM_onehot_actual_reg[15]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X33Y110        FDCE (Hold_fdce_C_D)         0.091     1.879    ColumnX[1].NeuronY[3].input_neuronY/FSM_onehot_actual_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[0].input_neuronY/vth_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.257%)  route 0.211ns (58.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.548     1.431    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X38Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.148     1.579 r  ColumnX[1].NeuronY[0].input_neuronY/data_buffer_reg[1][7]/Q
                         net (fo=25, routed)          0.211     1.790    ColumnX[1].NeuronY[0].input_neuronY/p_0_in1_in[7]
    SLICE_X34Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/vth_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.812     1.940    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X34Y74         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/vth_reg[7]/C
                         clock pessimism             -0.249     1.691    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.010     1.701    ColumnX[1].NeuronY[0].input_neuronY/vth_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[3].input_neuronY/recieve_blocks_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.645%)  route 0.261ns (58.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.640     1.524    ColumnX[1].NeuronY[3].input_neuronY/CLK
    SLICE_X36Y110        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/recieve_blocks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y110        FDCE (Prop_fdce_C_Q)         0.141     1.665 r  ColumnX[1].NeuronY[3].input_neuronY/recieve_blocks_reg[2]/Q
                         net (fo=18, routed)          0.261     1.925    ColumnX[1].NeuronY[3].input_neuronY/uartx/recieve_blocks[2]
    SLICE_X33Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.970 r  ColumnX[1].NeuronY[3].input_neuronY/uartx/data_buffer[4][0]_i_1__12/O
                         net (fo=4, routed)           0.000     1.970    ColumnX[1].NeuronY[3].input_neuronY/uartx_n_36
    SLICE_X33Y109        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[1].NeuronY[3].input_neuronY/CLK
    SLICE_X33Y109        FDCE                                         r  ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][0]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X33Y109        FDCE (Hold_fdce_C_D)         0.091     1.880    ColumnX[1].NeuronY[3].input_neuronY/data_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y61   Column0[2].input_neuron/spike_flag_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y72   Column0[4].input_neuron/uartx/tx_buffer_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y72   Column0[4].input_neuron/uartx/tx_buffer_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X51Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[8]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y121  ColumnX[2].NeuronY[1].input_neuronY/transmit_blocks_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y121  ColumnX[2].NeuronY[1].input_neuronY/transmit_blocks_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   ColumnX[2].NeuronY[3].input_neuronY/pesos_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   ColumnX[2].NeuronY[3].input_neuronY/pesos_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   ColumnX[2].NeuronY[3].input_neuronY/pesos_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   ColumnX[2].NeuronY[3].input_neuronY/pesos_reg[1][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   ColumnX[2].NeuronY[3].input_neuronY/pesos_reg[1][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y130  ColumnX[2].NeuronY[5].input_neuronY/FSM_onehot_actual_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y130  ColumnX[2].NeuronY[5].input_neuronY/FSM_onehot_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y129  ColumnX[2].NeuronY[5].input_neuronY/FSM_onehot_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y61   Column0[2].input_neuron/spike_flag_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y72   Column0[4].input_neuron/uartx/tx_buffer_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y72   Column0[4].input_neuron/uartx/tx_buffer_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[8]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y71   Column0[4].input_neuron/uartx/tx_buffer_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y74   Column0[4].input_neuron/uartx/tx_busy_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.456ns (25.955%)  route 1.301ns (74.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.715     5.236    ColumnX[1].NeuronY[5].input_neuronY/CLK
    SLICE_X43Y125        FDPE                                         r  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.456     5.692 f  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[5]/Q
                         net (fo=3, routed)           1.301     6.993    ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/input_spk_old_reg_1
    SLICE_X41Y118        FDCE                                         f  ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.599    14.940    ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/CLK
    SLICE_X41Y118        FDCE                                         r  ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism              0.267    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X41Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.767    ColumnX[1].NeuronY[5].input_neuronY/detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.518ns (31.302%)  route 1.137ns (68.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.730     5.251    ColumnX[1].NeuronY[5].input_neuronY/CLK
    SLICE_X38Y113        FDPE                                         r  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDPE (Prop_fdpe_C_Q)         0.518     5.769 f  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[7]/Q
                         net (fo=3, routed)           1.137     6.906    ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/input_spk_old_reg_1
    SLICE_X48Y121        FDCE                                         f  ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.600    14.941    ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/CLK
    SLICE_X48Y121        FDCE                                         r  ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/input_spk_old_reg/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X48Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.768    ColumnX[1].NeuronY[5].input_neuronY/detectores[7].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.456ns (29.397%)  route 1.095ns (70.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.721     5.242    ColumnX[1].NeuronY[5].input_neuronY/CLK
    SLICE_X48Y122        FDPE                                         r  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDPE (Prop_fdpe_C_Q)         0.456     5.698 f  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[3]/Q
                         net (fo=3, routed)           1.095     6.793    ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/input_spk_old_reg_1
    SLICE_X32Y114        FDCE                                         f  ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.604    14.945    ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/CLK
    SLICE_X32Y114        FDCE                                         r  ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism              0.196    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X32Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.701    ColumnX[1].NeuronY[5].input_neuronY/detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.518ns (35.662%)  route 0.935ns (64.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.723     5.244    ColumnX[2].NeuronY[6].input_neuronY/CLK
    SLICE_X38Y130        FDPE                                         r  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.762 f  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[1]/Q
                         net (fo=3, routed)           0.935     6.697    ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg_2
    SLICE_X37Y132        FDCE                                         f  ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.600    14.941    ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/CLK
    SLICE_X37Y132        FDCE                                         r  ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism              0.282    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X37Y132        FDCE (Recov_fdce_C_CLR)     -0.405    14.783    ColumnX[2].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[0].input_neuronY/rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.456ns (32.884%)  route 0.931ns (67.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.540     5.061    ColumnX[1].NeuronY[0].input_neuronY/CLK
    SLICE_X15Y72         FDPE                                         r  ColumnX[1].NeuronY[0].input_neuronY/rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.517 f  ColumnX[1].NeuronY[0].input_neuronY/rst_d_reg[0]/Q
                         net (fo=3, routed)           0.931     6.448    ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/input_spk_old_reg_1
    SLICE_X28Y72         FDCE                                         f  ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.423    14.764    ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/CLK
    SLICE_X28Y72         FDCE                                         r  ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.582    ColumnX[1].NeuronY[0].input_neuronY/detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.456ns (34.883%)  route 0.851ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.552     5.073    ColumnX[1].NeuronY[6].input_neuronY/CLK
    SLICE_X35Y96         FDPE                                         r  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/Q
                         net (fo=3, routed)           0.851     6.380    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg_1
    SLICE_X36Y98         FDCE                                         f  ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.436    14.777    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/CLK
    SLICE_X36Y98         FDCE                                         r  ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                  8.143    

Slack (MET) :             8.146ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[4].input_neuronY/rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.518ns (37.301%)  route 0.871ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.557     5.078    ColumnX[1].NeuronY[4].input_neuronY/CLK
    SLICE_X12Y94         FDPE                                         r  ColumnX[1].NeuronY[4].input_neuronY/rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDPE (Prop_fdpe_C_Q)         0.518     5.596 f  ColumnX[1].NeuronY[4].input_neuronY/rst_d_reg[4]/Q
                         net (fo=3, routed)           0.871     6.467    ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg_1
    SLICE_X15Y94         FDCE                                         f  ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.440    14.781    ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/CLK
    SLICE_X15Y94         FDCE                                         r  ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.613    ColumnX[1].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                  8.146    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.456ns (32.691%)  route 0.939ns (67.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.722     5.243    ColumnX[1].NeuronY[5].input_neuronY/CLK
    SLICE_X41Y120        FDPE                                         r  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDPE (Prop_fdpe_C_Q)         0.456     5.699 f  ColumnX[1].NeuronY[5].input_neuronY/rst_d_reg[0]/Q
                         net (fo=3, routed)           0.939     6.638    ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/input_spk_old_reg_1
    SLICE_X41Y112        FDCE                                         f  ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.605    14.946    ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/CLK
    SLICE_X41Y112        FDCE                                         r  ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.281    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X41Y112        FDCE (Recov_fdce_C_CLR)     -0.405    14.787    ColumnX[1].NeuronY[5].input_neuronY/detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.456ns (33.676%)  route 0.898ns (66.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.722     5.243    ColumnX[2].NeuronY[6].input_neuronY/CLK
    SLICE_X37Y129        FDPE                                         r  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDPE (Prop_fdpe_C_Q)         0.456     5.699 f  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[5]/Q
                         net (fo=3, routed)           0.898     6.597    ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/input_spk_old_reg_1
    SLICE_X37Y130        FDCE                                         f  ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.597    14.938    ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/CLK
    SLICE_X37Y130        FDCE                                         r  ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/input_spk_old_reg/C
                         clock pessimism              0.282    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X37Y130        FDCE (Recov_fdce_C_CLR)     -0.405    14.780    ColumnX[2].NeuronY[6].input_neuronY/detectores[5].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 ColumnX[1].NeuronY[9].input_neuronY/rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.016%)  route 0.885ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.552     5.073    ColumnX[1].NeuronY[9].input_neuronY/CLK
    SLICE_X13Y85         FDPE                                         r  ColumnX[1].NeuronY[9].input_neuronY/rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  ColumnX[1].NeuronY[9].input_neuronY/rst_d_reg[0]/Q
                         net (fo=3, routed)           0.885     6.413    ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/input_spk_old_reg_1
    SLICE_X15Y85         FDCE                                         f  ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       1.435    14.776    ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/CLK
    SLICE_X15Y85         FDCE                                         r  ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    ColumnX[1].NeuronY[9].input_neuronY/detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  8.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.642     1.526    ColumnX[2].NeuronY[4].input_neuronY/CLK
    SLICE_X36Y143        FDPE                                         r  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y143        FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[9]/Q
                         net (fo=3, routed)           0.182     1.849    ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/rst_d
    SLICE_X35Y143        FDCE                                         f  ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.916     2.044    ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/CLK
    SLICE_X35Y143        FDCE                                         r  ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.790    
    SLICE_X35Y143        FDCE (Remov_fdce_C_CLR)     -0.092     1.698    ColumnX[2].NeuronY[4].input_neuronY/detectores[9].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.582%)  route 0.244ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.641     1.525    ColumnX[2].NeuronY[4].input_neuronY/CLK
    SLICE_X35Y142        FDPE                                         r  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[8]/Q
                         net (fo=3, routed)           0.244     1.910    ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/input_spk_old_reg_1
    SLICE_X36Y142        FDCE                                         f  ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/CLK
    SLICE_X36Y142        FDCE                                         r  ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.789    
    SLICE_X36Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    ColumnX[2].NeuronY[4].input_neuronY/detectores[8].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.641     1.525    ColumnX[2].NeuronY[4].input_neuronY/CLK
    SLICE_X36Y141        FDPE                                         r  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[0]/Q
                         net (fo=3, routed)           0.247     1.913    ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/input_spk_old_reg_1
    SLICE_X32Y142        FDCE                                         f  ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/CLK
    SLICE_X32Y142        FDCE                                         r  ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.789    
    SLICE_X32Y142        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    ColumnX[2].NeuronY[4].input_neuronY/detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.160%)  route 0.260ns (64.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.641     1.525    ColumnX[2].NeuronY[4].input_neuronY/CLK
    SLICE_X36Y140        FDPE                                         r  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[4]/Q
                         net (fo=3, routed)           0.260     1.926    ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg_1
    SLICE_X35Y140        FDCE                                         f  ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/CLK
    SLICE_X35Y140        FDCE                                         r  ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.789    
    SLICE_X35Y140        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    ColumnX[2].NeuronY[4].input_neuronY/detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.522%)  route 0.267ns (65.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.641     1.525    ColumnX[2].NeuronY[4].input_neuronY/CLK
    SLICE_X36Y140        FDPE                                         r  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDPE (Prop_fdpe_C_Q)         0.141     1.666 f  ColumnX[2].NeuronY[4].input_neuronY/rst_d_reg[3]/Q
                         net (fo=3, routed)           0.267     1.933    ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/input_spk_old_reg_1
    SLICE_X33Y141        FDCE                                         f  ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/CLK
    SLICE_X33Y141        FDCE                                         r  ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.789    
    SLICE_X33Y141        FDCE (Remov_fdce_C_CLR)     -0.092     1.697    ColumnX[2].NeuronY[4].input_neuronY/detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.398%)  route 0.294ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.560     1.443    ColumnX[1].NeuronY[6].input_neuronY/CLK
    SLICE_X35Y96         FDPE                                         r  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[6]/Q
                         net (fo=3, routed)           0.294     1.878    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg_1
    SLICE_X36Y98         FDCE                                         f  ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.830     1.958    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/CLK
    SLICE_X36Y98         FDCE                                         r  ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    ColumnX[1].NeuronY[6].input_neuronY/detectores[6].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.119%)  route 0.298ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.633     1.517    ColumnX[2].NeuronY[6].input_neuronY/CLK
    SLICE_X35Y129        FDPE                                         r  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        FDPE (Prop_fdpe_C_Q)         0.141     1.658 f  ColumnX[2].NeuronY[6].input_neuronY/rst_d_reg[0]/Q
                         net (fo=3, routed)           0.298     1.956    ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/input_spk_old_reg_2
    SLICE_X36Y131        FDCE                                         f  ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.907     2.035    ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/CLK
    SLICE_X36Y131        FDCE                                         r  ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/input_spk_old_reg/C
                         clock pessimism             -0.253     1.781    
    SLICE_X36Y131        FDCE (Remov_fdce_C_CLR)     -0.092     1.689    ColumnX[2].NeuronY[6].input_neuronY/detectores[0].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[7].input_neuronY/rst_d_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.621%)  route 0.143ns (50.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.642     1.526    ColumnX[1].NeuronY[7].input_neuronY/CLK
    SLICE_X49Y112        FDPE                                         r  ColumnX[1].NeuronY[7].input_neuronY/rst_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  ColumnX[1].NeuronY[7].input_neuronY/rst_d_reg[4]/Q
                         net (fo=3, routed)           0.143     1.810    ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/input_spk_old_reg_1
    SLICE_X50Y112        FDCE                                         f  ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.915     2.043    ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/CLK
    SLICE_X50Y112        FDCE                                         r  ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/input_spk_old_reg/C
                         clock pessimism             -0.482     1.561    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.494    ColumnX[1].NeuronY[7].input_neuronY/detectores[4].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.577%)  route 0.143ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.561     1.444    ColumnX[1].NeuronY[6].input_neuronY/CLK
    SLICE_X33Y96         FDPE                                         r  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.585 f  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[3]/Q
                         net (fo=3, routed)           0.143     1.729    ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/input_spk_old_reg_1
    SLICE_X34Y96         FDCE                                         f  ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.828     1.956    ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/CLK
    SLICE_X34Y96         FDCE                                         r  ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/input_spk_old_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    ColumnX[1].NeuronY[6].input_neuronY/detectores[3].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.562     1.445    ColumnX[1].NeuronY[6].input_neuronY/CLK
    SLICE_X36Y97         FDPE                                         r  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  ColumnX[1].NeuronY[6].input_neuronY/rst_d_reg[1]/Q
                         net (fo=3, routed)           0.127     1.714    ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg_1
    SLICE_X38Y97         FDCE                                         f  ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11610, routed)       0.830     1.958    ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/CLK
    SLICE_X38Y97         FDCE                                         r  ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X38Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    ColumnX[1].NeuronY[6].input_neuronY/detectores[1].holderx/input_spk_old_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.319    





