-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/uz_pmsm_model/uz_pmsm_m_ip_dut.vhd
-- Created: 2021-06-17 18:10:52
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_m_ip_dut
-- Source Path: uz_pmsm_m_ip/uz_pmsm_m_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm_m_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        u_d                               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        u_q                               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_mech                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        reset_1                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        i_d                               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        i_q                               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        torque                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END uz_pmsm_m_ip_dut;


ARCHITECTURE rtl OF uz_pmsm_m_ip_dut IS

  -- Component Declarations
  COMPONENT uz_pmsm_m_ip_src_uz_pmsm_model
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          u_d                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          u_q                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_mech                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_1                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          i_d                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_q                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          torque                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_m_ip_src_uz_pmsm_model
    USE ENTITY work.uz_pmsm_m_ip_src_uz_pmsm_model(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL i_d_sig                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL i_q_sig                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL torque_sig                       : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_uz_pmsm_m_ip_src_uz_pmsm_model : uz_pmsm_m_ip_src_uz_pmsm_model
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              u_d => u_d,  -- ufix32
              u_q => u_q,  -- ufix32
              omega_mech => omega_mech,  -- ufix32
              reset_1 => reset_1,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              i_d => i_d_sig,  -- ufix32
              i_q => i_q_sig,  -- ufix32
              torque => torque_sig  -- ufix32
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  i_d <= i_d_sig;

  i_q <= i_q_sig;

  torque <= torque_sig;

END rtl;

