
---------- Begin Simulation Statistics ----------
final_tick                               157280113000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685016                       # Number of bytes of host memory used
host_op_rate                                   338586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   295.93                       # Real time elapsed on the host
host_tick_rate                              531484699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157280                       # Number of seconds simulated
sim_ticks                                157280113000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095594                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478344                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.572801                       # CPI: cycles per instruction
system.cpu.discardedOps                        190772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610601                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403250                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001564                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25064953                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.635808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        157280113                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132215160                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       147082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        302765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           77                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       420834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       843108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9440                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105679                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41384                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       458467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 458467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33456768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33456768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155702                       # Request fanout histogram
system.membus.respLayer1.occupancy         1461943000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1148197000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            215048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       474089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1264542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1265383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101207808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          153251                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13526912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           575527                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 566008     98.35%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9504      1.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             575527                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2316752000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2109279995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               266553                       # number of demand (read+write) hits
system.l2.demand_hits::total                   266568                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              266553                       # number of overall hits
system.l2.overall_hits::total                  266568                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155303                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155708                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            155303                       # number of overall misses
system.l2.overall_misses::total                155708                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17393204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17435653000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42449000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17393204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17435653000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           421856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               422276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          421856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              422276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.368142                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368735                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.368142                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368735                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104812.345679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111995.286633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111976.603643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104812.345679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111995.286633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111976.603643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105679                       # number of writebacks
system.l2.writebacks::total                    105679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34349000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14286827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14321176000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34349000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14286827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14321176000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.368130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.368130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84812.345679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91996.207292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91977.521307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84812.345679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91996.207292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91977.521307                       # average overall mshr miss latency
system.l2.replacements                         153251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       368410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           368410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       368410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       368410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            103923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103923                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          103305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11711070000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11711070000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.498509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.498509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113364.019167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113364.019167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       103305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9644990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9644990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.498509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93364.212768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93364.212768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42449000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104812.345679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104812.345679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34349000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34349000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84812.345679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84812.345679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        162630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            162630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5682134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5682134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       214628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.242270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.242270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109276.010616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109276.010616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4641837000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4641837000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.242247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.242247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89278.114362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89278.114362                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8065.678976                       # Cycle average of tags in use
system.l2.tags.total_refs                      839773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161443                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.201669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.283461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.200944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7909.194572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984580                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1847505                       # Number of tag accesses
system.l2.tags.data_accesses                  1847505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19878016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19929856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13526912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13526912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          155297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            329603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         126386074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126715677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       329603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           329603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86005228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86005228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86005228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           329603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        126386074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            212720905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    309961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012052912500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              599302                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199124                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105679                       # Number of write requests accepted
system.mem_ctrls.readBursts                    311404                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    633                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6019757000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1553855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11846713250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19370.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38120.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  154880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                311404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       130494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.056401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.212225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.758013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7666      5.87%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        91942     70.46%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9081      6.96%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3556      2.73%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1316      1.01%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1008      0.77%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          768      0.59%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          720      0.55%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14437     11.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       130494                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.013764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.270202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.685043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12212     98.29%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          164      1.32%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           34      0.27%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.010866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.972114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.168681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6557     52.78%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              241      1.94%     54.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5093     40.99%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              134      1.08%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              344      2.77%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.10%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19889344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13525952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19929856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13526912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       126.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  157279976000                       # Total gap between requests
system.mem_ctrls.avgGap                     601726.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19837504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13525952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 329603.018532927963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 126128495.342573925853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85999124.377536535263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       310594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25074500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11821638750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3698475711500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30956.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38061.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17498631.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            450569700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            239460705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1089742500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          538944120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12415113360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29225844270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35784326400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79744001055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.018971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92714219250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5251740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59314153750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            481243140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            255764025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1129162440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          564266340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12415113360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29578885170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35487028800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79911463275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.083710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91938423750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5251740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60089949250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050514                       # number of overall hits
system.cpu.icache.overall_hits::total         8050514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44897000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44897000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44897000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44897000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106897.619048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106897.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106897.619048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106897.619048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44057000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44057000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44057000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104897.619048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104897.619048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104897.619048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104897.619048                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44897000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44897000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106897.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106897.619048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44057000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104897.619048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104897.619048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.949379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19168.890476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.949379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32204156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32204156                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51603931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51603931                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51604529                       # number of overall hits
system.cpu.dcache.overall_hits::total        51604529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       449899                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         449899                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       457720                       # number of overall misses
system.cpu.dcache.overall_misses::total        457720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27607396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27607396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27607396000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27607396000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52053830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52053830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61363.541595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61363.541595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60315.031023                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60315.031023                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       368410                       # number of writebacks
system.cpu.dcache.writebacks::total            368410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       417901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       417901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23832790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23832790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24282409000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24282409000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57029.751065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57029.751065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57560.895187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57560.895187                       # average overall mshr miss latency
system.cpu.dcache.replacements                 420831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40890477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40890477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9878857000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9878857000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41103738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41103738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46322.848528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46322.848528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9310874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9310874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44195.858036                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44195.858036                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10713454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10713454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17728539000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17728539000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74918.394341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74918.394341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207228                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14521916000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14521916000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018925                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70076.997317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70076.997317                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    449619000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    449619000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113683.691530                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113683.691530                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.796654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.327826                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.796654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833419055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833419055                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 157280113000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
