Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 26 11:15:25 2025
| Host         : 4280b05aad46 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIR_timing_summary_routed.rpt -pb FIR_timing_summary_routed.pb -rpx FIR_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       114         
HPDR-1     Warning           Port pin direction inconsistency  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (284)
5. checking no_input_delay (10)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 114 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (284)
--------------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  321          inf        0.000                      0                  321           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           321 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            valid_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 3.702ns (49.577%)  route 3.765ns (50.423%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  rst_IBUF_inst/O
                         net (fo=115, routed)         1.595     2.574    ram_unit/rst_IBUF
    SLICE_X42Y19         LUT2 (Prop_lut2_I1_O)        0.124     2.698 r  ram_unit/valid_debug_OBUF_inst_i_1/O
                         net (fo=65, routed)          2.170     4.868    valid_debug_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.599     7.467 r  valid_debug_OBUF_inst/O
                         net (fo=0)                   0.000     7.467    valid_debug
    R16                                                               r  valid_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 3.576ns (49.200%)  route 3.692ns (50.800%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.945 r  mac_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.945    mac_unit/y_reg[15]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.268 r  mac_unit/y_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.268    mac_unit/y_reg[18]_i_1_n_6
    SLICE_X42Y31         FDCE                                         r  mac_unit/y_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 3.492ns (48.606%)  route 3.692ns (51.394%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.945 r  mac_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.945    mac_unit/y_reg[15]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.184 r  mac_unit/y_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.184    mac_unit/y_reg[18]_i_1_n_5
    SLICE_X42Y31         FDCE                                         r  mac_unit/y_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 3.472ns (48.463%)  route 3.692ns (51.537%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.945 r  mac_unit/y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.945    mac_unit/y_reg[15]_i_1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.164 r  mac_unit/y_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.164    mac_unit/y_reg[18]_i_1_n_7
    SLICE_X42Y31         FDCE                                         r  mac_unit/y_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 3.459ns (48.369%)  route 3.692ns (51.631%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.151 r  mac_unit/y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.151    mac_unit/y_reg[15]_i_1_n_6
    SLICE_X42Y30         FDCE                                         r  mac_unit/y_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.451ns (48.311%)  route 3.692ns (51.689%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.143 r  mac_unit/y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.143    mac_unit/y_reg[15]_i_1_n_4
    SLICE_X42Y30         FDCE                                         r  mac_unit/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 3.375ns (47.755%)  route 3.692ns (52.245%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.067 r  mac_unit/y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.067    mac_unit/y_reg[15]_i_1_n_5
    SLICE_X42Y30         FDCE                                         r  mac_unit/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 3.355ns (47.607%)  route 3.692ns (52.393%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.519 r  mac_unit/y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.519    mac_unit/y0__0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.741 r  mac_unit/y0__0_carry__1/O[0]
                         net (fo=2, routed)           0.817     4.558    mac_unit/y0__0_carry__1_n_7
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.299     4.857 r  mac_unit/y0__29_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.857    mac_unit/y0__29_carry__0_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.255 r  mac_unit/y0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.255    mac_unit/y0__29_carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.477 r  mac_unit/y0__29_carry__1/O[0]
                         net (fo=2, routed)           0.673     6.149    mac_unit/multOp[10]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.299     6.448 r  mac_unit/y[11]_i_3/O
                         net (fo=1, routed)           0.000     6.448    mac_unit/y[11]_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.828 r  mac_unit/y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    mac_unit/y_reg[11]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.047 r  mac_unit/y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.047    mac_unit/y_reg[15]_i_1_n_7
    SLICE_X42Y30         FDCE                                         r  mac_unit/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 3.105ns (45.020%)  route 3.792ns (54.980%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.549 r  mac_unit/y0__0_carry__0/O[2]
                         net (fo=2, routed)           0.802     4.351    mac_unit/y0__0_carry__0_n_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.302     4.653 r  mac_unit/y0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.653    mac_unit/y0__29_carry__0_i_4_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.200 r  mac_unit/y0__29_carry__0/O[2]
                         net (fo=2, routed)           0.787     5.987    mac_unit/multOp[8]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.302     6.289 r  mac_unit/y[11]_i_5/O
                         net (fo=1, routed)           0.000     6.289    mac_unit/y[11]_i_5_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.897 r  mac_unit/y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.897    mac_unit/y_reg[11]_i_1_n_4
    SLICE_X42Y29         FDCE                                         r  mac_unit/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/do_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mac_unit/y_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 3.041ns (44.505%)  route 3.792ns (55.495%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ram_unit/do_reg[2]/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ram_unit/do_reg[2]/Q
                         net (fo=7, routed)           1.317     1.835    rom_unit/y0__0_carry__1[2]
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  rom_unit/y0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.886     2.845    rom_unit/rom_out_reg[2]_0[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     2.969 r  rom_unit/y0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.969    mac_unit/y0__29_carry_1[1]
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.549 r  mac_unit/y0__0_carry__0/O[2]
                         net (fo=2, routed)           0.802     4.351    mac_unit/y0__0_carry__0_n_5
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.302     4.653 r  mac_unit/y0__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.653    mac_unit/y0__29_carry__0_i_4_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.200 r  mac_unit/y0__29_carry__0/O[2]
                         net (fo=2, routed)           0.787     5.987    mac_unit/multOp[8]
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.302     6.289 r  mac_unit/y[11]_i_5/O
                         net (fo=1, routed)           0.000     6.289    mac_unit/y[11]_i_5_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     6.833 r  mac_unit/y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.833    mac_unit/y_reg[11]_i_1_n_5
    SLICE_X42Y29         FDCE                                         r  mac_unit/y_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_unit/RAM_reg[6][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[7][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[6][2]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[6][2]/Q
                         net (fo=2, routed)           0.115     0.256    ram_unit/RAM_reg[6][2]
    SLICE_X40Y14         FDCE                                         r  ram_unit/RAM_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[6][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[7][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[6][4]/C
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[6][4]/Q
                         net (fo=2, routed)           0.121     0.262    ram_unit/RAM_reg[6][4]
    SLICE_X41Y17         FDCE                                         r  ram_unit/RAM_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[5][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[5][0]/C
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[5][0]/Q
                         net (fo=2, routed)           0.124     0.265    ram_unit/RAM_reg[5][0]
    SLICE_X40Y14         FDCE                                         r  ram_unit/RAM_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[3][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[3][7]/C
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[3][7]/Q
                         net (fo=2, routed)           0.124     0.265    ram_unit/RAM_reg[3][7]
    SLICE_X42Y20         FDCE                                         r  ram_unit/RAM_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[6][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[6][0]/C
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[6][0]/Q
                         net (fo=2, routed)           0.136     0.277    ram_unit/RAM_reg[6][0]
    SLICE_X40Y14         FDCE                                         r  ram_unit/RAM_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[6][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[6][5]/C
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[6][5]/Q
                         net (fo=2, routed)           0.156     0.297    ram_unit/RAM_reg[6][5]
    SLICE_X43Y19         FDCE                                         r  ram_unit/RAM_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.371%)  route 0.155ns (48.629%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[0][5]/C
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ram_unit/RAM_reg[0][5]/Q
                         net (fo=2, routed)           0.155     0.319    ram_unit/RAM_reg[0][5]
    SLICE_X42Y19         FDCE                                         r  ram_unit/RAM_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.211%)  route 0.156ns (48.789%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[3][1]/C
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ram_unit/RAM_reg[3][1]/Q
                         net (fo=2, routed)           0.156     0.320    ram_unit/RAM_reg[3][1]
    SLICE_X43Y15         FDCE                                         r  ram_unit/RAM_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[3][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[3][5]/C
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[3][5]/Q
                         net (fo=2, routed)           0.179     0.320    ram_unit/RAM_reg[3][5]
    SLICE_X43Y19         FDCE                                         r  ram_unit/RAM_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_unit/RAM_reg[3][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ram_unit/RAM_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE                         0.000     0.000 r  ram_unit/RAM_reg[3][6]/C
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ram_unit/RAM_reg[3][6]/Q
                         net (fo=2, routed)           0.179     0.320    ram_unit/RAM_reg[3][6]
    SLICE_X42Y18         FDCE                                         r  ram_unit/RAM_reg[4][6]/D
  -------------------------------------------------------------------    -------------------





