// Seed: 1337043645
module module_0 #(
    parameter id_1 = 32'd27
) ();
  wire _id_1;
  integer [-1 : !  (  1  )] id_2 = id_1;
  assign id_2 = id_2;
  logic id_3 = 1;
  always id_3 <= #1 id_2[id_1];
endmodule
module module_0 #(
    parameter id_5 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13;
  assign id_8 = 1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1[id_5] = id_13 == id_7;
endmodule
