

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_32u_config5_s'
================================================================
* Date:           Sat Mar  2 01:06:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%layer4_out_read = read i384 @_ssdm_op_Read.ap_fifo.volatile.i384P0A, i384 %layer4_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 6 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V = trunc i384 %layer4_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 7 'trunc' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V_56 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 8 'partselect' 'data_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_V_57 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 9 'partselect' 'data_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_58 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 10 'partselect' 'data_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_59 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 11 'partselect' 'data_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_V_60 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 12 'partselect' 'data_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_61 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 13 'partselect' 'data_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_62 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 14 'partselect' 'data_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_63 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 15 'partselect' 'data_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_64 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 16 'partselect' 'data_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_V_65 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 17 'partselect' 'data_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_66 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 18 'partselect' 'data_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln43_s = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 19 'partselect' 'trunc_ln43_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_V_67 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 20 'partselect' 'data_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_V_68 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 96, i32 101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 21 'partselect' 'data_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_69 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 22 'partselect' 'data_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V_70 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 23 'partselect' 'data_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_71 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 114, i32 119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 24 'partselect' 'data_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_V_72 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 25 'partselect' 'data_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_73 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 26 'partselect' 'data_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_V_74 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 27 'partselect' 'data_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_V_75 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 28 'partselect' 'data_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_76 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 144, i32 149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 29 'partselect' 'data_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_V_77 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 150, i32 155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 30 'partselect' 'data_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V_78 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 162, i32 167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 31 'partselect' 'data_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_79 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 168, i32 173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 32 'partselect' 'data_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_80 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 174, i32 179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 33 'partselect' 'data_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_V_81 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 180, i32 185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 34 'partselect' 'data_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_V_82 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 186, i32 191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 35 'partselect' 'data_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V_83 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 192, i32 197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 36 'partselect' 'data_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V_84 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 198, i32 203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 37 'partselect' 'data_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_V_85 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 210, i32 215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 38 'partselect' 'data_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_V_86 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 216, i32 221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 39 'partselect' 'data_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_V_87 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 222, i32 227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 40 'partselect' 'data_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_88 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 228, i32 233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 41 'partselect' 'data_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V_89 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 234, i32 239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 42 'partselect' 'data_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_90 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 240, i32 245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 43 'partselect' 'data_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_V_91 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 246, i32 251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 44 'partselect' 'data_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_92 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 252, i32 257" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 45 'partselect' 'data_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_V_93 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 258, i32 263" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 46 'partselect' 'data_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_V_94 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 264, i32 269" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 47 'partselect' 'data_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_V_95 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 270, i32 275" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 48 'partselect' 'data_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_V_96 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 276, i32 281" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 49 'partselect' 'data_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_97 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 282, i32 287" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 50 'partselect' 'data_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_V_98 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 288, i32 293" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 51 'partselect' 'data_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_V_99 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 294, i32 299" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 52 'partselect' 'data_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_V_100 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 300, i32 305" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 53 'partselect' 'data_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_101 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 306, i32 311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 54 'partselect' 'data_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_V_102 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 312, i32 317" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 55 'partselect' 'data_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_V_103 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 318, i32 323" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 56 'partselect' 'data_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_V_104 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 324, i32 329" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 57 'partselect' 'data_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_V_105 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 330, i32 335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 58 'partselect' 'data_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_V_106 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 336, i32 341" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 59 'partselect' 'data_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 342, i32 347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 60 'partselect' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_107 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 348, i32 353" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 61 'partselect' 'data_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_108 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 354, i32 359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 62 'partselect' 'data_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_V_109 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 360, i32 365" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 63 'partselect' 'data_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_V_110 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 366, i32 371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 64 'partselect' 'data_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %data_V"   --->   Operation 65 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V, i2 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i8 %shl_ln1273_2"   --->   Operation 67 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%r_V_5 = add i9 %zext_ln1273_3, i9 %zext_ln1273"   --->   Operation 68 'add' 'r_V_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_5, i32 1, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 69 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i6 %data_V_56"   --->   Operation 70 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_56, i3 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i9 %shl_ln1273_5"   --->   Operation 72 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.71ns)   --->   "%r_V_9 = add i10 %zext_ln1273_8, i10 %zext_ln1273_4"   --->   Operation 73 'add' 'r_V_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_9, i32 1, i32 9"   --->   Operation 74 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 19, i32 23"   --->   Operation 75 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 25, i32 29"   --->   Operation 76 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i6 %data_V_59"   --->   Operation 77 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_59, i3 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i9 %shl_ln1273_6"   --->   Operation 79 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.71ns)   --->   "%r_V_24 = sub i10 %zext_ln1273_21, i10 %zext_ln1273_26"   --->   Operation 80 'sub' 'r_V_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_24, i32 1, i32 9"   --->   Operation 81 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i6 %data_V_60"   --->   Operation 82 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_60, i3 0"   --->   Operation 83 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i9 %shl_ln1273_9"   --->   Operation 84 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%sub_ln1273_4 = sub i10 0, i10 %zext_ln1273_30"   --->   Operation 85 'sub' 'sub_ln1273_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 43, i32 47"   --->   Operation 86 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 55, i32 59"   --->   Operation 87 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 79, i32 83"   --->   Operation 88 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 97, i32 101"   --->   Operation 89 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 103, i32 107"   --->   Operation 90 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 115, i32 119"   --->   Operation 91 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 127, i32 131"   --->   Operation 92 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 133, i32 137"   --->   Operation 93 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 139, i32 143"   --->   Operation 94 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 145, i32 149"   --->   Operation 95 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 151, i32 155"   --->   Operation 96 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 181, i32 185"   --->   Operation 97 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 187, i32 191"   --->   Operation 98 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 199, i32 203"   --->   Operation 99 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 211, i32 215"   --->   Operation 100 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 223, i32 227"   --->   Operation 101 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 235, i32 239"   --->   Operation 102 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 241, i32 245"   --->   Operation 103 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i5 %mult_V_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 104 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 265, i32 269"   --->   Operation 105 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i6 %data_V_96"   --->   Operation 106 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 283, i32 287"   --->   Operation 107 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i5 %mult_V_128" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 108 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 313, i32 317"   --->   Operation 109 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 343, i32 347"   --->   Operation 110 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 355, i32 359"   --->   Operation 111 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 361, i32 365"   --->   Operation 112 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln818_190 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 367, i32 371"   --->   Operation 113 'partselect' 'trunc_ln818_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = partselect i5 @_ssdm_op_PartSelect.i5.i384.i32.i32, i384 %layer4_out_read, i32 373, i32 377" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'partselect' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1273_1 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 372, i32 377"   --->   Operation 115 'partselect' 'trunc_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1273_5 = partselect i6 @_ssdm_op_PartSelect.i6.i384.i32.i32, i384 %layer4_out_read, i32 378, i32 383"   --->   Operation 116 'partselect' 'trunc_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.71ns)   --->   "%add_ln813_21 = add i9 %zext_ln1273_29, i9 352"   --->   Operation 117 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_291 = add i7 %zext_ln17_88, i7 %zext_ln1273_272"   --->   Operation 118 'add' 'add_ln813_291' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 119 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln813_292 = add i7 %add_ln813_291, i7 %zext_ln17_69"   --->   Operation 119 'add' 'add_ln813_292' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_356 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V, i3 0"   --->   Operation 120 'bitconcatenate' 'r_V_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i9 %r_V_356"   --->   Operation 121 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V, i1 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i7 %shl_ln1273_1"   --->   Operation 123 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.71ns)   --->   "%r_V = add i10 %zext_ln1273_1, i10 %zext_ln1273_2"   --->   Operation 124 'add' 'r_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i6 %data_V_56"   --->   Operation 126 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i6 %data_V_56"   --->   Operation 127 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.70ns)   --->   "%r_V_7 = sub i7 0, i7 %zext_ln1273_6"   --->   Operation 128 'sub' 'r_V_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_7, i32 1, i32 6"   --->   Operation 129 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_56, i2 0"   --->   Operation 130 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i8 %shl_ln1273_4"   --->   Operation 131 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.70ns)   --->   "%r_V_8 = sub i9 %zext_ln1273_7, i9 %zext_ln1273_5"   --->   Operation 132 'sub' 'r_V_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_8, i32 1, i32 8"   --->   Operation 133 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i8 %mult_V_1"   --->   Operation 134 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i11 %sext_ln818"   --->   Operation 135 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i9 %mult_V_4"   --->   Operation 136 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i6 %data_V_57"   --->   Operation 137 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i6 %data_V_57"   --->   Operation 138 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i6 %data_V_57"   --->   Operation 139 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i6 %data_V_57"   --->   Operation 140 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.23ns)   --->   "%r_V_10 = mul i11 %zext_ln1273_12, i11 2035"   --->   Operation 141 'mul' 'r_V_10' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_10, i32 1, i32 10"   --->   Operation 142 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i10 %trunc_ln818_4"   --->   Operation 143 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.70ns)   --->   "%r_V_11 = sub i7 0, i7 %zext_ln1273_11"   --->   Operation 144 'sub' 'r_V_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_11, i32 1, i32 6"   --->   Operation 145 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i6 %trunc_ln818_5"   --->   Operation 146 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_57, i2 0"   --->   Operation 147 'bitconcatenate' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i8 %mult_V_6"   --->   Operation 148 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.70ns)   --->   "%r_V_12 = sub i9 %zext_ln1273_10, i9 %zext_ln1273_14"   --->   Operation 149 'sub' 'r_V_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_12, i32 1, i32 8"   --->   Operation 150 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i8 %trunc_ln818_6"   --->   Operation 151 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_57, i3 0"   --->   Operation 152 'bitconcatenate' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i9 %r_V_16"   --->   Operation 153 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_57, i1 0"   --->   Operation 154 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i7 %shl_ln1273_7"   --->   Operation 155 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.71ns)   --->   "%r_V_13 = add i10 %zext_ln1273_15, i10 %zext_ln1273_16"   --->   Operation 156 'add' 'r_V_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_13, i32 1, i32 9"   --->   Operation 157 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i9 %mult_V_5"   --->   Operation 158 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.71ns)   --->   "%r_V_14 = sub i10 0, i10 %zext_ln1273_15"   --->   Operation 159 'sub' 'r_V_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_14, i32 1, i32 9"   --->   Operation 160 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i9 %trunc_ln818_7"   --->   Operation 161 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_57, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i10 %shl_ln1273_8"   --->   Operation 163 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.72ns)   --->   "%r_V_15 = add i11 %zext_ln1273_17, i11 %zext_ln1273_12"   --->   Operation 164 'add' 'r_V_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_15, i32 1, i32 10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 165 'partselect' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.71ns)   --->   "%r_V_17 = add i10 %zext_ln1273_15, i10 %zext_ln1273_9"   --->   Operation 166 'add' 'r_V_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_17, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 167 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i6 %data_V_58"   --->   Operation 168 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_58, i3 0"   --->   Operation 169 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i9 %r_V_19"   --->   Operation 170 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_58, i1 0"   --->   Operation 171 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i7 %shl_ln1273_s"   --->   Operation 172 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.71ns)   --->   "%r_V_18 = sub i10 %zext_ln1273_19, i10 %zext_ln1273_20"   --->   Operation 173 'sub' 'r_V_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_18, i32 1, i32 9"   --->   Operation 174 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i9 %mult_V_7"   --->   Operation 175 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i11 %sext_ln818_1"   --->   Operation 176 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_58, i2 0"   --->   Operation 177 'bitconcatenate' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %mult_V_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 178 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.71ns)   --->   "%r_V_20 = add i10 %zext_ln1273_19, i10 %zext_ln1273_20"   --->   Operation 179 'add' 'r_V_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_20, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 180 'partselect' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i5 %mult_V_26"   --->   Operation 181 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.70ns)   --->   "%sub_ln1273 = sub i9 0, i9 %zext_ln17"   --->   Operation 182 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %sub_ln1273"   --->   Operation 183 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.71ns)   --->   "%r_V_21 = sub i10 %sext_ln1273, i10 %zext_ln1273_18"   --->   Operation 184 'sub' 'r_V_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_21, i32 1, i32 9"   --->   Operation 185 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i9 %trunc_ln818_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 186 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i6 %data_V_59"   --->   Operation 187 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.70ns)   --->   "%r_V_22 = sub i7 0, i7 %zext_ln1273_22"   --->   Operation 188 'sub' 'r_V_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_22, i32 1, i32 6"   --->   Operation 189 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i6 %trunc_ln818_s"   --->   Operation 190 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_59, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i7 %shl_ln1273_3"   --->   Operation 192 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.70ns)   --->   "%r_V_23 = sub i8 0, i8 %zext_ln1273_24"   --->   Operation 193 'sub' 'r_V_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_23, i32 1, i32 7"   --->   Operation 194 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i7 %trunc_ln818_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 195 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i9 %trunc_ln818_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 196 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i6 %data_V_60"   --->   Operation 197 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i10 %sub_ln1273_4"   --->   Operation 198 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%r_V_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_60, i1 0"   --->   Operation 199 'bitconcatenate' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i7 %r_V_26"   --->   Operation 200 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.72ns)   --->   "%r_V_25 = sub i11 %sext_ln1273_6, i11 %zext_ln1273_31"   --->   Operation 201 'sub' 'r_V_25' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_25, i32 1, i32 10"   --->   Operation 202 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i10 %trunc_ln818_3"   --->   Operation 203 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.23ns)   --->   "%r_V_27 = mul i10 %zext_ln1273_27, i10 13"   --->   Operation 204 'mul' 'r_V_27' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_27, i32 1, i32 9"   --->   Operation 205 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_60, i2 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i8 %shl_ln1273_10"   --->   Operation 207 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.70ns)   --->   "%sub_ln1273_6 = sub i9 0, i9 %zext_ln1273_32"   --->   Operation 208 'sub' 'sub_ln1273_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i9 %sub_ln1273_6"   --->   Operation 209 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.71ns)   --->   "%r_V_28 = sub i10 %sext_ln1273_7, i10 %zext_ln1273_27"   --->   Operation 210 'sub' 'r_V_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_28, i32 1, i32 9"   --->   Operation 211 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i9 %trunc_ln818_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 212 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i6 %data_V_61"   --->   Operation 213 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1273_34 = zext i6 %data_V_61"   --->   Operation 214 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i6 %data_V_61"   --->   Operation 215 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i6 %data_V_61"   --->   Operation 216 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_61, i3 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i9 %shl_ln1273_11"   --->   Operation 218 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.71ns)   --->   "%r_V_29 = add i10 %zext_ln1273_39, i10 %zext_ln1273_36"   --->   Operation 219 'add' 'r_V_29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_29, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 220 'partselect' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.70ns)   --->   "%r_V_30 = sub i7 0, i7 %zext_ln1273_34"   --->   Operation 221 'sub' 'r_V_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_30, i32 1, i32 6"   --->   Operation 222 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i6 %trunc_ln818_10"   --->   Operation 223 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_61, i4 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1273_42 = zext i10 %shl_ln1273_12"   --->   Operation 225 'zext' 'zext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_61, i2 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1273_43 = zext i8 %shl_ln1273_13"   --->   Operation 227 'zext' 'zext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1273_45 = zext i8 %shl_ln1273_13"   --->   Operation 228 'zext' 'zext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.72ns)   --->   "%r_V_31 = sub i11 %zext_ln1273_45, i11 %zext_ln1273_42"   --->   Operation 229 'sub' 'r_V_31' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_31, i32 1, i32 10"   --->   Operation 230 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i10 %trunc_ln818_11"   --->   Operation 231 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.72ns)   --->   "%r_V_32 = sub i11 %zext_ln1273_42, i11 %zext_ln1273_45"   --->   Operation 232 'sub' 'r_V_32' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_32, i32 1, i32 10"   --->   Operation 233 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i10 %mult_V_3"   --->   Operation 234 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i11 %sext_ln818_2"   --->   Operation 235 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.70ns)   --->   "%r_V_33 = add i9 %zext_ln1273_43, i9 %zext_ln1273_37"   --->   Operation 236 'add' 'r_V_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_33, i32 1, i32 8"   --->   Operation 237 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i8 %mult_V_9"   --->   Operation 238 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.70ns)   --->   "%r_V_34 = sub i9 %zext_ln1273_43, i9 %zext_ln1273_37"   --->   Operation 239 'sub' 'r_V_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_34, i32 1, i32 8"   --->   Operation 240 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.72ns)   --->   "%r_V_35 = sub i11 %zext_ln1273_42, i11 %zext_ln1273_33"   --->   Operation 241 'sub' 'r_V_35' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_35, i32 1, i32 10"   --->   Operation 242 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i10 %mult_V_10"   --->   Operation 243 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i11 %sext_ln818_3"   --->   Operation 244 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1273_46 = zext i6 %data_V_62"   --->   Operation 245 'zext' 'zext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_62, i3 0"   --->   Operation 246 'bitconcatenate' 'r_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1273_47 = zext i9 %r_V_38"   --->   Operation 247 'zext' 'zext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.71ns)   --->   "%r_V_36 = sub i10 0, i10 %zext_ln1273_47"   --->   Operation 248 'sub' 'r_V_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_36, i32 1, i32 9"   --->   Operation 249 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i9 %trunc_ln818_13"   --->   Operation 250 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_62, i2 0"   --->   Operation 251 'bitconcatenate' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1273_49 = zext i8 %mult_V_12"   --->   Operation 252 'zext' 'zext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.70ns)   --->   "%r_V_37 = sub i9 %zext_ln1273_49, i9 %zext_ln1273_46"   --->   Operation 253 'sub' 'r_V_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_37, i32 1, i32 8"   --->   Operation 254 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i8 %mult_V_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 255 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln1273_50 = zext i6 %data_V_63"   --->   Operation 256 'zext' 'zext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1273_51 = zext i6 %data_V_63"   --->   Operation 257 'zext' 'zext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_63, i2 0"   --->   Operation 258 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_55 = zext i8 %shl_ln1273_16"   --->   Operation 259 'zext' 'zext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%r_V_40 = add i9 %zext_ln1273_55, i9 %zext_ln1273_51"   --->   Operation 260 'add' 'r_V_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_40, i32 1, i32 8"   --->   Operation 261 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln818_9 = zext i8 %mult_V_15"   --->   Operation 262 'zext' 'zext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i5 %mult_V_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 263 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i5 %mult_V_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 264 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.23ns)   --->   "%r_V_42 = mul i11 %zext_ln1273_50, i11 19"   --->   Operation 265 'mul' 'r_V_42' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_42, i32 1, i32 10"   --->   Operation 266 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln818_10 = zext i10 %mult_V_17"   --->   Operation 267 'zext' 'zext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1273_56 = zext i6 %data_V_64"   --->   Operation 268 'zext' 'zext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1273_57 = zext i6 %data_V_64"   --->   Operation 269 'zext' 'zext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1273_58 = zext i6 %data_V_64"   --->   Operation 270 'zext' 'zext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_64, i3 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1273_59 = zext i9 %shl_ln1273_17"   --->   Operation 272 'zext' 'zext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.71ns)   --->   "%r_V_43 = sub i10 %zext_ln1273_57, i10 %zext_ln1273_59"   --->   Operation 273 'sub' 'r_V_43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_43, i32 1, i32 9"   --->   Operation 274 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i9 %trunc_ln818_16"   --->   Operation 275 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_64, i4 0"   --->   Operation 276 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1273_60 = zext i10 %shl_ln1273_18"   --->   Operation 277 'zext' 'zext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%r_V_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_64, i2 0"   --->   Operation 278 'bitconcatenate' 'r_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1273_61 = zext i8 %r_V_45"   --->   Operation 279 'zext' 'zext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.72ns)   --->   "%r_V_44 = add i11 %zext_ln1273_60, i11 %zext_ln1273_61"   --->   Operation 280 'add' 'r_V_44' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_44, i32 1, i32 10"   --->   Operation 281 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %mult_V_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 282 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_64, i1 0"   --->   Operation 283 'bitconcatenate' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i7 %mult_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 284 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1273_62 = zext i7 %mult_V"   --->   Operation 285 'zext' 'zext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.70ns)   --->   "%r_V_46 = sub i8 0, i8 %zext_ln17_9"   --->   Operation 286 'sub' 'r_V_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_46, i32 1, i32 7"   --->   Operation 287 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i7 %trunc_ln818_17"   --->   Operation 288 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.71ns)   --->   "%r_V_48 = add i10 %zext_ln1273_59, i10 %zext_ln1273_57"   --->   Operation 289 'add' 'r_V_48' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_48, i32 1, i32 9"   --->   Operation 290 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln818_11 = zext i9 %mult_V_19"   --->   Operation 291 'zext' 'zext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.71ns)   --->   "%r_V_49 = sub i10 %zext_ln1273_62, i10 %zext_ln1273_59"   --->   Operation 292 'sub' 'r_V_49' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_49, i32 1, i32 9"   --->   Operation 293 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i9 %trunc_ln818_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 294 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1273_63 = zext i6 %data_V_65"   --->   Operation 295 'zext' 'zext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1273_64 = zext i6 %data_V_65"   --->   Operation 296 'zext' 'zext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1273_65 = zext i6 %data_V_65"   --->   Operation 297 'zext' 'zext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_65, i2 0"   --->   Operation 298 'bitconcatenate' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1273_66 = zext i8 %mult_V_20"   --->   Operation 299 'zext' 'zext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1273_67 = zext i8 %mult_V_20"   --->   Operation 300 'zext' 'zext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.70ns)   --->   "%r_V_53 = sub i9 0, i9 %zext_ln1273_67"   --->   Operation 301 'sub' 'r_V_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i9 %r_V_53"   --->   Operation 302 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.71ns)   --->   "%r_V_50 = sub i10 %sext_ln1273_9, i10 %zext_ln1273_65"   --->   Operation 303 'sub' 'r_V_50' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_50, i32 1, i32 9"   --->   Operation 304 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i9 %trunc_ln818_19"   --->   Operation 305 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%r_V_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_65, i3 0"   --->   Operation 306 'bitconcatenate' 'r_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1273_68 = zext i9 %r_V_57"   --->   Operation 307 'zext' 'zext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_65, i1 0"   --->   Operation 308 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1273_69 = zext i7 %r_V_1"   --->   Operation 309 'zext' 'zext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1273_70 = zext i7 %r_V_1"   --->   Operation 310 'zext' 'zext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.71ns)   --->   "%r_V_51 = sub i10 %zext_ln1273_68, i10 %zext_ln1273_70"   --->   Operation 311 'sub' 'r_V_51' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_51, i32 1, i32 9"   --->   Operation 312 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i9 %trunc_ln818_20"   --->   Operation 313 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1273_71 = zext i11 %sext_ln1273_44"   --->   Operation 314 'zext' 'zext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_65, i4 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1273_72 = zext i10 %shl_ln1273_19"   --->   Operation 316 'zext' 'zext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.72ns)   --->   "%r_V_52 = sub i11 %zext_ln1273_72, i11 %zext_ln1273_69"   --->   Operation 317 'sub' 'r_V_52' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_52, i32 1, i32 10"   --->   Operation 318 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i10 %trunc_ln818_21"   --->   Operation 319 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1270_25 = zext i11 %sext_ln1270_2"   --->   Operation 320 'zext' 'zext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_53, i32 1, i32 8"   --->   Operation 321 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i8 %trunc_ln818_22"   --->   Operation 322 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.70ns)   --->   "%r_V_54 = sub i9 %zext_ln1273_67, i9 %zext_ln1273_64"   --->   Operation 323 'sub' 'r_V_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_54, i32 1, i32 8"   --->   Operation 324 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i8 %trunc_ln818_23"   --->   Operation 325 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1273_73 = zext i11 %sext_ln1273_45"   --->   Operation 326 'zext' 'zext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.70ns)   --->   "%r_V_55 = sub i9 %zext_ln1273_64, i9 %zext_ln1273_67"   --->   Operation 327 'sub' 'r_V_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_55, i32 1, i32 8"   --->   Operation 328 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i8 %trunc_ln818_24"   --->   Operation 329 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.71ns)   --->   "%r_V_56 = sub i10 0, i10 %zext_ln1273_68"   --->   Operation 330 'sub' 'r_V_56' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_56, i32 1, i32 9"   --->   Operation 331 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i9 %trunc_ln818_25"   --->   Operation 332 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.72ns)   --->   "%r_V_58 = sub i11 %zext_ln1273_72, i11 %zext_ln1273_66"   --->   Operation 333 'sub' 'r_V_58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_58, i32 1, i32 10"   --->   Operation 334 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.72ns)   --->   "%r_V_59 = sub i11 %zext_ln1273_72, i11 %zext_ln1273_63"   --->   Operation 335 'sub' 'r_V_59' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_59, i32 1, i32 10"   --->   Operation 336 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i10 %mult_V_21"   --->   Operation 337 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln818_12 = zext i11 %sext_ln818_5"   --->   Operation 338 'zext' 'zext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1273_75 = zext i6 %data_V_66"   --->   Operation 339 'zext' 'zext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_76 = zext i6 %data_V_66"   --->   Operation 340 'zext' 'zext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln1273_77 = zext i6 %data_V_66"   --->   Operation 341 'zext' 'zext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_66, i3 0"   --->   Operation 342 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1273_78 = zext i9 %shl_ln1273_20"   --->   Operation 343 'zext' 'zext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_66, i1 0"   --->   Operation 344 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1273_79 = zext i7 %shl_ln1273_21"   --->   Operation 345 'zext' 'zext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.71ns)   --->   "%r_V_60 = sub i10 %zext_ln1273_78, i10 %zext_ln1273_79"   --->   Operation 346 'sub' 'r_V_60' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_60, i32 1, i32 9"   --->   Operation 347 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i9 %trunc_ln818_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 348 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i11 %sext_ln17_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 349 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%r_V_61 = sub i7 0, i7 %zext_ln1273_76"   --->   Operation 350 'sub' 'r_V_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_61, i32 1, i32 6"   --->   Operation 351 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i6 %trunc_ln818_28"   --->   Operation 352 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.71ns)   --->   "%r_V_62 = add i10 %zext_ln1273_78, i10 %zext_ln1273_79"   --->   Operation 353 'add' 'r_V_62' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_62, i32 1, i32 9"   --->   Operation 354 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i9 %mult_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 355 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.71ns)   --->   "%r_V_63 = sub i10 %zext_ln1273_75, i10 %zext_ln1273_78"   --->   Operation 356 'sub' 'r_V_63' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_63, i32 1, i32 9"   --->   Operation 357 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i9 %trunc_ln818_29"   --->   Operation 358 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (1.23ns)   --->   "%r_V_64 = mul i10 %zext_ln1273_75, i10 13"   --->   Operation 359 'mul' 'r_V_64' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_64, i32 1, i32 9"   --->   Operation 360 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i9 %mult_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 361 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_66, i2 0"   --->   Operation 362 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1273_80 = zext i8 %shl_ln1273_22"   --->   Operation 363 'zext' 'zext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.70ns)   --->   "%r_V_65 = sub i9 %zext_ln1273_77, i9 %zext_ln1273_80"   --->   Operation 364 'sub' 'r_V_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_65, i32 1, i32 8"   --->   Operation 365 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i8 %trunc_ln818_30"   --->   Operation 366 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.70ns)   --->   "%r_V_66 = add i9 %zext_ln1273_80, i9 %zext_ln1273_77"   --->   Operation 367 'add' 'r_V_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_66, i32 1, i32 8"   --->   Operation 368 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln818_13 = zext i8 %mult_V_24"   --->   Operation 369 'zext' 'zext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln43_s, i3 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1273_81 = zext i9 %shl_ln1273_23"   --->   Operation 371 'zext' 'zext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln43_s, i1 0"   --->   Operation 372 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1273_82 = zext i7 %shl_ln1273_24"   --->   Operation 373 'zext' 'zext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.71ns)   --->   "%r_V_67 = sub i10 %zext_ln1273_81, i10 %zext_ln1273_82"   --->   Operation 374 'sub' 'r_V_67' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_67, i32 1, i32 9"   --->   Operation 375 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i9 %trunc_ln818_31"   --->   Operation 376 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln818_14 = zext i11 %sext_ln818_6"   --->   Operation 377 'zext' 'zext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i5 %mult_V_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 378 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i6 %data_V_67"   --->   Operation 379 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1273_83 = zext i6 %data_V_67"   --->   Operation 380 'zext' 'zext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_67, i4 0"   --->   Operation 381 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1273_84 = zext i10 %shl_ln1273_25"   --->   Operation 382 'zext' 'zext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_67, i2 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln1273_85 = zext i8 %shl_ln1273_26"   --->   Operation 384 'zext' 'zext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.72ns)   --->   "%r_V_68 = add i11 %zext_ln1273_84, i11 %zext_ln1273_85"   --->   Operation 385 'add' 'r_V_68' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_68, i32 1, i32 10"   --->   Operation 386 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln17_14 = zext i10 %mult_V_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 387 'zext' 'zext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.23ns)   --->   "%r_V_69 = mul i12 %zext_ln1273_13, i12 4077"   --->   Operation 388 'mul' 'r_V_69' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_69, i32 1, i32 11"   --->   Operation 389 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i11 %mult_V_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 390 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_67, i3 0"   --->   Operation 391 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln1273_86 = zext i9 %shl_ln1273_27"   --->   Operation 392 'zext' 'zext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_67, i1 0"   --->   Operation 393 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1273_87 = zext i7 %shl_ln1273_28"   --->   Operation 394 'zext' 'zext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.71ns)   --->   "%r_V_70 = add i10 %zext_ln1273_86, i10 %zext_ln1273_87"   --->   Operation 395 'add' 'r_V_70' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_70, i32 1, i32 9"   --->   Operation 396 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.71ns)   --->   "%r_V_71 = sub i10 %zext_ln1273_83, i10 %zext_ln1273_86"   --->   Operation 397 'sub' 'r_V_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_71, i32 1, i32 9"   --->   Operation 398 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i9 %trunc_ln818_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 399 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln1273_88 = zext i6 %data_V_68"   --->   Operation 400 'zext' 'zext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_68, i1 0"   --->   Operation 401 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i7 %shl_ln1273_29"   --->   Operation 402 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i7 %shl_ln1273_29"   --->   Operation 403 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.70ns)   --->   "%r_V_72 = sub i8 0, i8 %zext_ln1273_90"   --->   Operation 404 'sub' 'r_V_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_72, i32 1, i32 7"   --->   Operation 405 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i7 %trunc_ln818_33"   --->   Operation 406 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_68, i5 0"   --->   Operation 407 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i11 %shl_ln1273_30"   --->   Operation 408 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_68, i2 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1273_92 = zext i8 %shl_ln1273_31"   --->   Operation 410 'zext' 'zext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1273_93 = zext i8 %shl_ln1273_31"   --->   Operation 411 'zext' 'zext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1273_94 = zext i8 %shl_ln1273_31"   --->   Operation 412 'zext' 'zext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.73ns)   --->   "%r_V_73 = sub i12 %zext_ln1273_92, i12 %zext_ln1273_91"   --->   Operation 413 'sub' 'r_V_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_73, i32 1, i32 11"   --->   Operation 414 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i11 %mult_V_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 415 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_68, i4 0"   --->   Operation 416 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1273_95 = zext i10 %shl_ln1273_32"   --->   Operation 417 'zext' 'zext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.72ns)   --->   "%r_V_74 = sub i11 %zext_ln1273_94, i11 %zext_ln1273_95"   --->   Operation 418 'sub' 'r_V_74' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_74, i32 1, i32 10"   --->   Operation 419 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.70ns)   --->   "%r_V_75 = sub i9 %zext_ln1273_88, i9 %zext_ln1273_93"   --->   Operation 420 'sub' 'r_V_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_75, i32 1, i32 8"   --->   Operation 421 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln818_16 = zext i5 %mult_V_33"   --->   Operation 422 'zext' 'zext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.70ns)   --->   "%r_V_76 = add i9 %zext_ln1273_93, i9 %zext_ln1273_88"   --->   Operation 423 'add' 'r_V_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_76, i32 1, i32 8"   --->   Operation 424 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln17_15 = zext i8 %mult_V_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 425 'zext' 'zext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_68, i3 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1273_96 = zext i9 %shl_ln1273_33"   --->   Operation 427 'zext' 'zext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.71ns)   --->   "%r_V_77 = sub i10 0, i10 %zext_ln1273_96"   --->   Operation 428 'sub' 'r_V_77' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_77, i32 1, i32 9"   --->   Operation 429 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i9 %trunc_ln818_36"   --->   Operation 430 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.71ns)   --->   "%r_V_78 = sub i10 %zext_ln1273_89, i10 %zext_ln1273_96"   --->   Operation 431 'sub' 'r_V_78' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_78, i32 1, i32 9"   --->   Operation 432 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i9 %trunc_ln818_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 433 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1273_97 = zext i6 %data_V_69"   --->   Operation 434 'zext' 'zext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln1273_98 = zext i6 %data_V_69"   --->   Operation 435 'zext' 'zext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_69, i4 0"   --->   Operation 436 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1273_99 = zext i10 %shl_ln1273_34"   --->   Operation 437 'zext' 'zext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.72ns)   --->   "%r_V_79 = sub i11 %zext_ln1273_99, i11 %zext_ln1273_97"   --->   Operation 438 'sub' 'r_V_79' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_79, i32 1, i32 10"   --->   Operation 439 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i10 %trunc_ln818_38"   --->   Operation 440 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln818_17 = zext i11 %sext_ln818_8"   --->   Operation 441 'zext' 'zext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln17_16 = zext i5 %mult_V_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 442 'zext' 'zext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_69, i1 0"   --->   Operation 443 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1273_100 = zext i7 %shl_ln1273_35"   --->   Operation 444 'zext' 'zext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_69, i3 0"   --->   Operation 445 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln1273_102 = zext i9 %shl_ln1273_36"   --->   Operation 446 'zext' 'zext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.71ns)   --->   "%r_V_81 = sub i10 %zext_ln1273_100, i10 %zext_ln1273_102"   --->   Operation 447 'sub' 'r_V_81' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_81, i32 1, i32 9"   --->   Operation 448 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i9 %trunc_ln818_40"   --->   Operation 449 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_69, i2 0"   --->   Operation 450 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln1273_103 = zext i8 %shl_ln1273_37"   --->   Operation 451 'zext' 'zext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.70ns)   --->   "%sub_ln1273_38 = sub i9 0, i9 %zext_ln1273_103"   --->   Operation 452 'sub' 'sub_ln1273_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i9 %sub_ln1273_38"   --->   Operation 453 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.71ns)   --->   "%r_V_82 = sub i10 %sext_ln1273_10, i10 %zext_ln1273_98"   --->   Operation 454 'sub' 'r_V_82' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_82, i32 1, i32 9"   --->   Operation 455 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i9 %trunc_ln818_41"   --->   Operation 456 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.71ns)   --->   "%r_V_83 = sub i10 %zext_ln1273_102, i10 %zext_ln1273_98"   --->   Operation 457 'sub' 'r_V_83' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_83, i32 1, i32 9"   --->   Operation 458 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1273_104 = zext i6 %data_V_70"   --->   Operation 459 'zext' 'zext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1273_105 = zext i6 %data_V_70"   --->   Operation 460 'zext' 'zext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%r_V_86 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_70, i2 0"   --->   Operation 461 'bitconcatenate' 'r_V_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln1273_106 = zext i8 %r_V_86"   --->   Operation 462 'zext' 'zext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.70ns)   --->   "%r_V_84 = sub i9 %zext_ln1273_105, i9 %zext_ln1273_106"   --->   Operation 463 'sub' 'r_V_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_84, i32 1, i32 8"   --->   Operation 464 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i8 %trunc_ln818_43"   --->   Operation 465 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%r_V_85 = sub i9 %zext_ln1273_106, i9 %zext_ln1273_105"   --->   Operation 466 'sub' 'r_V_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_85, i32 1, i32 8"   --->   Operation 467 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_36 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_70, i1 0"   --->   Operation 468 'bitconcatenate' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln17_18 = zext i7 %mult_V_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'zext' 'zext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_70, i3 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1273_107 = zext i9 %shl_ln1273_38"   --->   Operation 471 'zext' 'zext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.71ns)   --->   "%r_V_87 = sub i10 %zext_ln1273_107, i10 %zext_ln1273_104"   --->   Operation 472 'sub' 'r_V_87' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_87, i32 1, i32 9"   --->   Operation 473 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.70ns)   --->   "%r_V_88 = sub i9 0, i9 %zext_ln1273_106"   --->   Operation 474 'sub' 'r_V_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i9 %r_V_88"   --->   Operation 475 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_88, i32 1, i32 8"   --->   Operation 476 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i8 %trunc_ln818_46"   --->   Operation 477 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.71ns)   --->   "%r_V_89 = sub i10 %sext_ln1270_6, i10 %zext_ln1273_104"   --->   Operation 478 'sub' 'r_V_89' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_89, i32 1, i32 9"   --->   Operation 479 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i9 %trunc_ln818_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 480 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1273_109 = zext i6 %data_V_71"   --->   Operation 481 'zext' 'zext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln1273_110 = zext i6 %data_V_71"   --->   Operation 482 'zext' 'zext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln1273_111 = zext i6 %data_V_71"   --->   Operation 483 'zext' 'zext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_71, i3 0"   --->   Operation 484 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln1273_112 = zext i9 %shl_ln1273_39"   --->   Operation 485 'zext' 'zext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1273_113 = zext i9 %shl_ln1273_39"   --->   Operation 486 'zext' 'zext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.71ns)   --->   "%r_V_90 = sub i10 %zext_ln1273_113, i10 %zext_ln1273_110"   --->   Operation 487 'sub' 'r_V_90' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_90, i32 1, i32 9"   --->   Operation 488 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%r_V_92 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_71, i2 0"   --->   Operation 489 'bitconcatenate' 'r_V_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln1273_114 = zext i8 %r_V_92"   --->   Operation 490 'zext' 'zext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln1273_115 = zext i8 %r_V_92"   --->   Operation 491 'zext' 'zext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.70ns)   --->   "%r_V_91 = sub i9 %zext_ln1273_115, i9 %zext_ln1273_111"   --->   Operation 492 'sub' 'r_V_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_91, i32 1, i32 8"   --->   Operation 493 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln17_20 = zext i5 %mult_V_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 494 'zext' 'zext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_39 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_71, i1 0"   --->   Operation 495 'bitconcatenate' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln17_21 = zext i7 %mult_V_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 496 'zext' 'zext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.70ns)   --->   "%r_V_93 = add i9 %zext_ln1273_115, i9 %zext_ln1273_111"   --->   Operation 497 'add' 'r_V_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_93, i32 1, i32 8"   --->   Operation 498 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln818_19 = zext i8 %mult_V_40"   --->   Operation 499 'zext' 'zext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.71ns)   --->   "%r_V_94 = sub i10 0, i10 %zext_ln1273_113"   --->   Operation 500 'sub' 'r_V_94' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_94, i32 1, i32 9"   --->   Operation 501 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i9 %trunc_ln818_49"   --->   Operation 502 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_71, i5 0"   --->   Operation 503 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1273_116 = zext i11 %shl_ln1273_40"   --->   Operation 504 'zext' 'zext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.73ns)   --->   "%r_V_95 = sub i12 %zext_ln1273_116, i12 %zext_ln1273_114"   --->   Operation 505 'sub' 'r_V_95' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_95, i32 1, i32 11"   --->   Operation 506 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln17_22 = zext i11 %mult_V_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 507 'zext' 'zext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.73ns)   --->   "%r_V_96 = sub i12 %zext_ln1273_116, i12 %zext_ln1273_112"   --->   Operation 508 'sub' 'r_V_96' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_96, i32 1, i32 11"   --->   Operation 509 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln818_20 = zext i11 %mult_V_42"   --->   Operation 510 'zext' 'zext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1273_117 = zext i6 %data_V_72"   --->   Operation 511 'zext' 'zext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln1273_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_72, i3 0"   --->   Operation 512 'bitconcatenate' 'shl_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1273_118 = zext i9 %shl_ln1273_41"   --->   Operation 513 'zext' 'zext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln1273_42 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_72, i1 0"   --->   Operation 514 'bitconcatenate' 'shl_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1273_119 = zext i7 %shl_ln1273_42"   --->   Operation 515 'zext' 'zext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.71ns)   --->   "%r_V_97 = sub i10 %zext_ln1273_118, i10 %zext_ln1273_119"   --->   Operation 516 'sub' 'r_V_97' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_97, i32 1, i32 9"   --->   Operation 517 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i9 %trunc_ln818_50"   --->   Operation 518 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln1273_120 = zext i11 %sext_ln1273_61"   --->   Operation 519 'zext' 'zext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.71ns)   --->   "%sub_ln1273_51 = sub i10 0, i10 %zext_ln1273_118"   --->   Operation 520 'sub' 'sub_ln1273_51' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i10 %sub_ln1273_51"   --->   Operation 521 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.72ns)   --->   "%r_V_98 = sub i11 %sext_ln1273_11, i11 %zext_ln1273_117"   --->   Operation 522 'sub' 'r_V_98' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_98, i32 1, i32 10"   --->   Operation 523 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i10 %trunc_ln818_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 524 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln17_23 = zext i5 %mult_V_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 525 'zext' 'zext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1273_121 = zext i6 %data_V_73"   --->   Operation 526 'zext' 'zext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1273_122 = zext i6 %data_V_73"   --->   Operation 527 'zext' 'zext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln1273_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_73, i4 0"   --->   Operation 528 'bitconcatenate' 'shl_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1273_123 = zext i10 %shl_ln1273_43"   --->   Operation 529 'zext' 'zext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.72ns)   --->   "%r_V_99 = sub i11 %zext_ln1273_123, i11 %zext_ln1273_121"   --->   Operation 530 'sub' 'r_V_99' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_99, i32 1, i32 10"   --->   Operation 531 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i10 %trunc_ln818_52"   --->   Operation 532 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1273_124 = zext i11 %sext_ln1273_62"   --->   Operation 533 'zext' 'zext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln1273_44 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_73, i3 0"   --->   Operation 534 'bitconcatenate' 'shl_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1273_125 = zext i9 %shl_ln1273_44"   --->   Operation 535 'zext' 'zext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.71ns)   --->   "%sub_ln1273_54 = sub i10 0, i10 %zext_ln1273_125"   --->   Operation 536 'sub' 'sub_ln1273_54' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i10 %sub_ln1273_54"   --->   Operation 537 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.72ns)   --->   "%r_V_100 = sub i11 %sext_ln1273_12, i11 %zext_ln1273_121"   --->   Operation 538 'sub' 'r_V_100' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_100, i32 1, i32 10"   --->   Operation 539 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i10 %trunc_ln818_53"   --->   Operation 540 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.72ns)   --->   "%r_V_101 = sub i11 %zext_ln1273_121, i11 %zext_ln1273_123"   --->   Operation 541 'sub' 'r_V_101' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_101, i32 1, i32 10"   --->   Operation 542 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i10 %trunc_ln818_54"   --->   Operation 543 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.71ns)   --->   "%r_V_102 = sub i10 %zext_ln1273_122, i10 %zext_ln1273_125"   --->   Operation 544 'sub' 'r_V_102' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_102, i32 1, i32 9"   --->   Operation 545 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i9 %trunc_ln818_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 546 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1273_126 = zext i6 %data_V_74"   --->   Operation 547 'zext' 'zext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln1273_127 = zext i6 %data_V_74"   --->   Operation 548 'zext' 'zext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1273_128 = zext i6 %data_V_74"   --->   Operation 549 'zext' 'zext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1273_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_74, i4 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1273_129 = zext i10 %shl_ln1273_45"   --->   Operation 551 'zext' 'zext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_74, i2 0"   --->   Operation 552 'bitconcatenate' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln1273_130 = zext i8 %mult_V_44"   --->   Operation 553 'zext' 'zext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1273_131 = zext i8 %mult_V_44"   --->   Operation 554 'zext' 'zext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.72ns)   --->   "%r_V_103 = sub i11 %zext_ln1273_131, i11 %zext_ln1273_129"   --->   Operation 555 'sub' 'r_V_103' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_103, i32 1, i32 10"   --->   Operation 556 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i10 %trunc_ln818_56"   --->   Operation 557 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (1.23ns)   --->   "%r_V_104 = mul i11 %zext_ln1273_127, i11 19"   --->   Operation 558 'mul' 'r_V_104' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_104, i32 1, i32 10"   --->   Operation 559 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln818_21 = zext i10 %mult_V_45"   --->   Operation 560 'zext' 'zext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.72ns)   --->   "%r_V_105 = add i11 %zext_ln1273_129, i11 %zext_ln1273_127"   --->   Operation 561 'add' 'r_V_105' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_105, i32 1, i32 10"   --->   Operation 562 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln17_24 = zext i10 %mult_V_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 563 'zext' 'zext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%r_V_110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_74, i3 0"   --->   Operation 564 'bitconcatenate' 'r_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln1273_132 = zext i9 %r_V_110"   --->   Operation 565 'zext' 'zext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln1273_46 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_74, i1 0"   --->   Operation 566 'bitconcatenate' 'shl_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln1273_133 = zext i7 %shl_ln1273_46"   --->   Operation 567 'zext' 'zext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1273_134 = zext i7 %shl_ln1273_46"   --->   Operation 568 'zext' 'zext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.71ns)   --->   "%r_V_106 = sub i10 %zext_ln1273_132, i10 %zext_ln1273_134"   --->   Operation 569 'sub' 'r_V_106' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_106, i32 1, i32 9"   --->   Operation 570 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.70ns)   --->   "%r_V_107 = sub i9 %zext_ln1273_130, i9 %zext_ln1273_126"   --->   Operation 571 'sub' 'r_V_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_107, i32 1, i32 8"   --->   Operation 572 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i8 %trunc_ln818_58"   --->   Operation 573 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln1273_135 = zext i11 %sext_ln1273_66"   --->   Operation 574 'zext' 'zext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.71ns)   --->   "%sub_ln1273_59 = sub i10 0, i10 %zext_ln1273_132"   --->   Operation 575 'sub' 'sub_ln1273_59' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i10 %sub_ln1273_59"   --->   Operation 576 'sext' 'sext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.72ns)   --->   "%r_V_108 = sub i11 %sext_ln1273_13, i11 %zext_ln1273_133"   --->   Operation 577 'sub' 'r_V_108' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_108, i32 1, i32 10"   --->   Operation 578 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i10 %trunc_ln818_59"   --->   Operation 579 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.71ns)   --->   "%r_V_109 = add i10 %zext_ln1273_132, i10 %zext_ln1273_128"   --->   Operation 580 'add' 'r_V_109' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_109, i32 1, i32 9"   --->   Operation 581 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln17_26 = zext i9 %mult_V_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 582 'zext' 'zext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln17_27 = zext i5 %mult_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 583 'zext' 'zext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln17_28 = zext i5 %mult_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'zext' 'zext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln818_22 = zext i5 %mult_V_49"   --->   Operation 585 'zext' 'zext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln17_29 = zext i5 %mult_V_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 586 'zext' 'zext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln1273_136 = zext i6 %data_V_75"   --->   Operation 587 'zext' 'zext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1273_137 = zext i6 %data_V_75"   --->   Operation 588 'zext' 'zext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1273_138 = zext i6 %data_V_75"   --->   Operation 589 'zext' 'zext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%mult_V_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_75, i2 0"   --->   Operation 590 'bitconcatenate' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1273_139 = zext i8 %mult_V_50"   --->   Operation 591 'zext' 'zext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1273_140 = zext i8 %mult_V_50"   --->   Operation 592 'zext' 'zext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.70ns)   --->   "%r_V_111 = sub i9 %zext_ln1273_140, i9 %zext_ln1273_138"   --->   Operation 593 'sub' 'r_V_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_111, i32 1, i32 8"   --->   Operation 594 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%r_V_112 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_75, i3 0"   --->   Operation 595 'bitconcatenate' 'r_V_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i9 %r_V_112"   --->   Operation 596 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.71ns)   --->   "%r_V_114 = add i10 %zext_ln1270_1, i10 %zext_ln1273_136"   --->   Operation 597 'add' 'r_V_114' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_114, i32 1, i32 9"   --->   Operation 598 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (1.23ns)   --->   "%r_V_115 = mul i10 %zext_ln1273_136, i10 11"   --->   Operation 599 'mul' 'r_V_115' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_115, i32 1, i32 9"   --->   Operation 600 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln1273_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_75, i4 0"   --->   Operation 601 'bitconcatenate' 'shl_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln1273_142 = zext i10 %shl_ln1273_48"   --->   Operation 602 'zext' 'zext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.72ns)   --->   "%r_V_116 = sub i11 %zext_ln1273_139, i11 %zext_ln1273_142"   --->   Operation 603 'sub' 'r_V_116' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_116, i32 1, i32 10"   --->   Operation 604 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i10 %trunc_ln818_61"   --->   Operation 605 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.70ns)   --->   "%sub_ln1273_64 = sub i9 0, i9 %zext_ln1273_140"   --->   Operation 606 'sub' 'sub_ln1273_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i9 %sub_ln1273_64"   --->   Operation 607 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.71ns)   --->   "%r_V_117 = sub i10 %sext_ln1273_14, i10 %zext_ln1273_136"   --->   Operation 608 'sub' 'r_V_117' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_117, i32 1, i32 9"   --->   Operation 609 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i9 %trunc_ln818_62"   --->   Operation 610 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.72ns)   --->   "%r_V_118 = sub i11 %zext_ln1273_142, i11 %zext_ln1273_139"   --->   Operation 611 'sub' 'r_V_118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_118, i32 1, i32 10"   --->   Operation 612 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.71ns)   --->   "%r_V_119 = sub i10 %zext_ln1273_136, i10 %zext_ln1270_1"   --->   Operation 613 'sub' 'r_V_119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_119, i32 1, i32 9"   --->   Operation 614 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i9 %trunc_ln818_64"   --->   Operation 615 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.72ns)   --->   "%r_V_120 = sub i11 %zext_ln1273_142, i11 %zext_ln1273_137"   --->   Operation 616 'sub' 'r_V_120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_120, i32 1, i32 10"   --->   Operation 617 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1273_144 = zext i6 %data_V_76"   --->   Operation 618 'zext' 'zext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln1273_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_76, i2 0"   --->   Operation 619 'bitconcatenate' 'shl_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln1273_147 = zext i8 %shl_ln1273_49"   --->   Operation 620 'zext' 'zext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.70ns)   --->   "%r_V_123 = sub i7 0, i7 %zext_ln1273_144"   --->   Operation 621 'sub' 'r_V_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_123, i32 1, i32 6"   --->   Operation 622 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln818_25 = zext i5 %mult_V_56"   --->   Operation 623 'zext' 'zext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.70ns)   --->   "%r_V_125 = sub i9 0, i9 %zext_ln1273_147"   --->   Operation 624 'sub' 'r_V_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_125, i32 1, i32 8"   --->   Operation 625 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i8 %trunc_ln818_68"   --->   Operation 626 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln1273_152 = zext i6 %data_V_77"   --->   Operation 627 'zext' 'zext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln1273_52 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_77, i3 0"   --->   Operation 628 'bitconcatenate' 'shl_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1273_153 = zext i9 %shl_ln1273_52"   --->   Operation 629 'zext' 'zext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.71ns)   --->   "%r_V_130 = add i10 %zext_ln1273_153, i10 %zext_ln1273_152"   --->   Operation 630 'add' 'r_V_130' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_130, i32 1, i32 9"   --->   Operation 631 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln17_37 = zext i9 %mult_V_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 632 'zext' 'zext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln818_26 = zext i5 %mult_V_58"   --->   Operation 633 'zext' 'zext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1273_155 = zext i6 %data_V_78"   --->   Operation 634 'zext' 'zext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1273_156 = zext i6 %data_V_78"   --->   Operation 635 'zext' 'zext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1273_157 = zext i6 %data_V_78"   --->   Operation 636 'zext' 'zext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln1273_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_78, i2 0"   --->   Operation 637 'bitconcatenate' 'shl_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln1273_158 = zext i8 %shl_ln1273_54"   --->   Operation 638 'zext' 'zext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.70ns)   --->   "%r_V_132 = sub i9 %zext_ln1273_158, i9 %zext_ln1273_157"   --->   Operation 639 'sub' 'r_V_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_132, i32 1, i32 8"   --->   Operation 640 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln1273_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_78, i3 0"   --->   Operation 641 'bitconcatenate' 'shl_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln1273_159 = zext i9 %shl_ln1273_55"   --->   Operation 642 'zext' 'zext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.71ns)   --->   "%r_V_133 = add i10 %zext_ln1273_159, i10 %zext_ln1273_156"   --->   Operation 643 'add' 'r_V_133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_133, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 644 'partselect' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%r_V_134 = add i9 %zext_ln1273_158, i9 %zext_ln1273_157"   --->   Operation 645 'add' 'r_V_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_134, i32 1, i32 8"   --->   Operation 646 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln17_40 = zext i8 %mult_V_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 647 'zext' 'zext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.70ns)   --->   "%r_V_135 = sub i7 0, i7 %zext_ln1273_155"   --->   Operation 648 'sub' 'r_V_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_135, i32 1, i32 6"   --->   Operation 649 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i6 %trunc_ln818_74" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 650 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (1.23ns)   --->   "%r_V_136 = mul i10 %zext_ln1273_156, i10 11"   --->   Operation 651 'mul' 'r_V_136' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_136, i32 1, i32 9"   --->   Operation 652 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln17_41 = zext i9 %mult_V_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 653 'zext' 'zext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln1273_160 = zext i6 %data_V_79"   --->   Operation 654 'zext' 'zext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln1273_161 = zext i6 %data_V_79"   --->   Operation 655 'zext' 'zext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln1273_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_79, i3 0"   --->   Operation 656 'bitconcatenate' 'shl_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln1273_163 = zext i9 %shl_ln1273_56"   --->   Operation 657 'zext' 'zext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.71ns)   --->   "%r_V_138 = add i10 %zext_ln1273_163, i10 %zext_ln1273_161"   --->   Operation 658 'add' 'r_V_138' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_138, i32 1, i32 9"   --->   Operation 659 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln818_27 = zext i9 %mult_V_63"   --->   Operation 660 'zext' 'zext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln1273_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_79, i4 0"   --->   Operation 661 'bitconcatenate' 'shl_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1273_164 = zext i10 %shl_ln1273_57"   --->   Operation 662 'zext' 'zext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%shl_ln1273_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_79, i2 0"   --->   Operation 663 'bitconcatenate' 'shl_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln1273_165 = zext i8 %shl_ln1273_58"   --->   Operation 664 'zext' 'zext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln1273_166 = zext i8 %shl_ln1273_58"   --->   Operation 665 'zext' 'zext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.72ns)   --->   "%r_V_139 = add i11 %zext_ln1273_164, i11 %zext_ln1273_166"   --->   Operation 666 'add' 'r_V_139' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_139, i32 1, i32 10"   --->   Operation 667 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln17_42 = zext i10 %mult_V_64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 668 'zext' 'zext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (1.23ns)   --->   "%r_V_141 = mul i11 %zext_ln1273_160, i11 23"   --->   Operation 669 'mul' 'r_V_141' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_141, i32 1, i32 10"   --->   Operation 670 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (1.23ns)   --->   "%r_V_142 = mul i10 %zext_ln1273_161, i10 11"   --->   Operation 671 'mul' 'r_V_142' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_142, i32 1, i32 9"   --->   Operation 672 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln17_44 = zext i9 %mult_V_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 673 'zext' 'zext_ln17_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.71ns)   --->   "%sub_ln1273_80 = sub i10 0, i10 %zext_ln1273_163"   --->   Operation 674 'sub' 'sub_ln1273_80' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i10 %sub_ln1273_80"   --->   Operation 675 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.72ns)   --->   "%r_V_143 = sub i11 %sext_ln1273_16, i11 %zext_ln1273_160"   --->   Operation 676 'sub' 'r_V_143' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_143, i32 1, i32 10"   --->   Operation 677 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i10 %trunc_ln818_76"   --->   Operation 678 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.70ns)   --->   "%r_V_144 = sub i9 0, i9 %zext_ln1273_165"   --->   Operation 679 'sub' 'r_V_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_144, i32 1, i32 8"   --->   Operation 680 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i8 %trunc_ln818_77"   --->   Operation 681 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.72ns)   --->   "%r_V_145 = sub i11 %zext_ln1273_166, i11 %zext_ln1273_164"   --->   Operation 682 'sub' 'r_V_145' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_145, i32 1, i32 10"   --->   Operation 683 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i10 %trunc_ln818_78"   --->   Operation 684 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (1.23ns)   --->   "%r_V_146 = mul i11 %zext_ln1273_160, i11 26"   --->   Operation 685 'mul' 'r_V_146' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_146, i32 1, i32 10"   --->   Operation 686 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln818_28 = zext i10 %mult_V_67"   --->   Operation 687 'zext' 'zext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (1.23ns)   --->   "%r_V_148 = mul i11 %zext_ln1273_160, i11 2037"   --->   Operation 688 'mul' 'r_V_148' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_148, i32 1, i32 10"   --->   Operation 689 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1273_168 = zext i6 %data_V_80"   --->   Operation 690 'zext' 'zext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1273_169 = zext i6 %data_V_80"   --->   Operation 691 'zext' 'zext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%r_V_150 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_80, i2 0"   --->   Operation 692 'bitconcatenate' 'r_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i8 %r_V_150"   --->   Operation 693 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.70ns)   --->   "%r_V_151 = sub i9 %zext_ln1270_5, i9 %zext_ln1273_169"   --->   Operation 694 'sub' 'r_V_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_151, i32 1, i32 8"   --->   Operation 695 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (1.23ns)   --->   "%r_V_152 = mul i11 %zext_ln1273_168, i11 19"   --->   Operation 696 'mul' 'r_V_152' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_152, i32 1, i32 10"   --->   Operation 697 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln17_47 = zext i10 %mult_V_70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 698 'zext' 'zext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.70ns)   --->   "%r_V_154 = sub i9 %zext_ln1273_169, i9 %zext_ln1270_5"   --->   Operation 699 'sub' 'r_V_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_154, i32 1, i32 8"   --->   Operation 700 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i8 %trunc_ln818_82"   --->   Operation 701 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.70ns)   --->   "%r_V_156 = sub i9 0, i9 %zext_ln1270_5"   --->   Operation 702 'sub' 'r_V_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_156, i32 1, i32 8"   --->   Operation 703 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i8 %trunc_ln818_84" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 704 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln1273_174 = zext i6 %data_V_81"   --->   Operation 705 'zext' 'zext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln1273_175 = zext i6 %data_V_81"   --->   Operation 706 'zext' 'zext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln1273_61 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_81, i3 0"   --->   Operation 707 'bitconcatenate' 'shl_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1273_179 = zext i9 %shl_ln1273_61"   --->   Operation 708 'zext' 'zext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.71ns)   --->   "%sub_ln1273_88 = sub i10 0, i10 %zext_ln1273_179"   --->   Operation 709 'sub' 'sub_ln1273_88' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i10 %sub_ln1273_88"   --->   Operation 710 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.72ns)   --->   "%r_V_158 = sub i11 %sext_ln1273_17, i11 %zext_ln1273_175"   --->   Operation 711 'sub' 'r_V_158' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_158, i32 1, i32 10"   --->   Operation 712 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.70ns)   --->   "%r_V_160 = sub i7 0, i7 %zext_ln1273_174"   --->   Operation 713 'sub' 'r_V_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_160, i32 1, i32 6"   --->   Operation 714 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i6 %trunc_ln818_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i6 %trunc_ln818_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 716 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i6 %trunc_ln818_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 717 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln1273_181 = zext i6 %data_V_82"   --->   Operation 718 'zext' 'zext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_82, i1 0"   --->   Operation 719 'bitconcatenate' 'shl_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln1273_184 = zext i7 %shl_ln1273_63"   --->   Operation 720 'zext' 'zext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln1273_185 = zext i7 %shl_ln1273_63"   --->   Operation 721 'zext' 'zext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%r_V_162 = sub i7 0, i7 %zext_ln1273_181"   --->   Operation 722 'sub' 'r_V_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_162, i32 1, i32 6"   --->   Operation 723 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i6 %trunc_ln818_89"   --->   Operation 724 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.70ns)   --->   "%r_V_163 = sub i8 0, i8 %zext_ln1273_184"   --->   Operation 725 'sub' 'r_V_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_163, i32 1, i32 7"   --->   Operation 726 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i7 %trunc_ln818_90" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 727 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_82, i3 0"   --->   Operation 728 'bitconcatenate' 'shl_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1273_188 = zext i9 %shl_ln1273_65"   --->   Operation 729 'zext' 'zext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.71ns)   --->   "%sub_ln1273_97 = sub i10 0, i10 %zext_ln1273_188"   --->   Operation 730 'sub' 'sub_ln1273_97' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i10 %sub_ln1273_97"   --->   Operation 731 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.72ns)   --->   "%r_V_165 = sub i11 %sext_ln1273_19, i11 %zext_ln1273_185"   --->   Operation 732 'sub' 'r_V_165' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_165, i32 1, i32 10"   --->   Operation 733 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i10 %trunc_ln818_91"   --->   Operation 734 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%r_V_172 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_83, i1 0"   --->   Operation 735 'bitconcatenate' 'r_V_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln1273_195 = zext i7 %r_V_172"   --->   Operation 736 'zext' 'zext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.70ns)   --->   "%r_V_171 = sub i8 0, i8 %zext_ln1273_195"   --->   Operation 737 'sub' 'r_V_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_171, i32 1, i32 7"   --->   Operation 738 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i7 %trunc_ln818_94"   --->   Operation 739 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln1273_198 = zext i6 %data_V_84"   --->   Operation 740 'zext' 'zext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_84, i2 0"   --->   Operation 741 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1273_200 = zext i8 %shl_ln1273_68"   --->   Operation 742 'zext' 'zext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.70ns)   --->   "%sub_ln1273_105 = sub i9 0, i9 %zext_ln1273_200"   --->   Operation 743 'sub' 'sub_ln1273_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i9 %sub_ln1273_105"   --->   Operation 744 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.71ns)   --->   "%r_V_176 = sub i10 %sext_ln1273_20, i10 %zext_ln1273_198"   --->   Operation 745 'sub' 'r_V_176' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_176, i32 1, i32 9"   --->   Operation 746 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i9 %trunc_ln818_98"   --->   Operation 747 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%r_V_178 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_84, i1 0"   --->   Operation 748 'bitconcatenate' 'r_V_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i7 %r_V_178"   --->   Operation 749 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.70ns)   --->   "%r_V_179 = sub i8 0, i8 %zext_ln1270_6"   --->   Operation 750 'sub' 'r_V_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_179, i32 1, i32 7"   --->   Operation 751 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i7 %trunc_ln818_99"   --->   Operation 752 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln1273_203 = zext i6 %data_V_85"   --->   Operation 753 'zext' 'zext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1273_204 = zext i6 %data_V_85"   --->   Operation 754 'zext' 'zext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%r_V_186 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_85, i4 0"   --->   Operation 755 'bitconcatenate' 'r_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln1273_206 = zext i10 %r_V_186"   --->   Operation 756 'zext' 'zext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.72ns)   --->   "%r_V_181 = sub i11 %zext_ln1273_204, i11 %zext_ln1273_206"   --->   Operation 757 'sub' 'r_V_181' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_181, i32 1, i32 10"   --->   Operation 758 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i10 %trunc_ln818_100"   --->   Operation 759 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.72ns)   --->   "%r_V_182 = add i11 %zext_ln1273_206, i11 %zext_ln1273_204"   --->   Operation 760 'add' 'r_V_182' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_182, i32 1, i32 10"   --->   Operation 761 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_85, i2 0"   --->   Operation 762 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i8 %r_V_2"   --->   Operation 763 'zext' 'zext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.72ns)   --->   "%r_V_184 = add i11 %zext_ln1273_206, i11 %zext_ln1270_7"   --->   Operation 764 'add' 'r_V_184' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_184, i32 1, i32 10"   --->   Operation 765 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln818_32 = zext i5 %mult_V_89"   --->   Operation 766 'zext' 'zext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln17_63 = zext i5 %mult_V_93" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 767 'zext' 'zext_ln17_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1273_215 = zext i6 %data_V_88"   --->   Operation 768 'zext' 'zext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_88, i1 0"   --->   Operation 769 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln1273_217 = zext i7 %shl_ln1273_72"   --->   Operation 770 'zext' 'zext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.70ns)   --->   "%r_V_195 = sub i8 0, i8 %zext_ln1273_217"   --->   Operation 771 'sub' 'r_V_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_195, i32 1, i32 7"   --->   Operation 772 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i7 %trunc_ln818_105"   --->   Operation 773 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (1.23ns)   --->   "%r_V_196 = mul i11 %zext_ln1273_215, i11 2035"   --->   Operation 774 'mul' 'r_V_196' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_196, i32 1, i32 10"   --->   Operation 775 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i10 %trunc_ln818_106"   --->   Operation 776 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln818_35 = zext i5 %mult_V_98"   --->   Operation 777 'zext' 'zext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i5 %mult_V_98" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 778 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln1273_238 = zext i6 %data_V_91"   --->   Operation 779 'zext' 'zext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_91, i2 0"   --->   Operation 780 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i8 %shl_ln1273_82"   --->   Operation 781 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.70ns)   --->   "%r_V_214 = sub i9 %zext_ln1273_241, i9 %zext_ln1273_238"   --->   Operation 782 'sub' 'r_V_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_214, i32 1, i32 8"   --->   Operation 783 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i6 %data_V_92"   --->   Operation 784 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_92, i5 0"   --->   Operation 785 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i11 %shl_ln1273_86"   --->   Operation 786 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.73ns)   --->   "%r_V_222 = sub i12 %zext_ln1273_248, i12 %zext_ln1273_38"   --->   Operation 787 'sub' 'r_V_222' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_222, i32 1, i32 11"   --->   Operation 788 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i11 %mult_V_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 789 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i6 %data_V_93"   --->   Operation 790 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (1.23ns)   --->   "%r_V_227 = mul i11 %zext_ln1273_249, i11 19"   --->   Operation 791 'mul' 'r_V_227' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_227, i32 1, i32 10"   --->   Operation 792 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i5 %mult_V_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 793 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i6 %data_V_95"   --->   Operation 794 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (1.23ns)   --->   "%r_V_237 = mul i12 %zext_ln1273_41, i12 4077"   --->   Operation 795 'mul' 'r_V_237' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_237, i32 1, i32 11"   --->   Operation 796 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i6 %data_V_98"   --->   Operation 797 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (1.23ns)   --->   "%r_V_254 = mul i10 %zext_ln1273_279, i10 11"   --->   Operation 798 'mul' 'r_V_254' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_254, i32 1, i32 9"   --->   Operation 799 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i9 %mult_V_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 800 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i6 %data_V_99"   --->   Operation 801 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.70ns)   --->   "%r_V_264 = sub i7 0, i7 %zext_ln1273_290"   --->   Operation 802 'sub' 'r_V_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln818_143 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_264, i32 1, i32 6"   --->   Operation 803 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i6 %trunc_ln818_143"   --->   Operation 804 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i6 %data_V_100"   --->   Operation 805 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.70ns)   --->   "%r_V_274 = sub i7 0, i7 %zext_ln1273_296"   --->   Operation 806 'sub' 'r_V_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln818_149 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_274, i32 1, i32 6"   --->   Operation 807 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln1273_99 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_100, i1 0"   --->   Operation 808 'bitconcatenate' 'shl_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i7 %shl_ln1273_99"   --->   Operation 809 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.70ns)   --->   "%r_V_276 = sub i8 0, i8 %zext_ln1273_299"   --->   Operation 810 'sub' 'r_V_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln818_151 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_276, i32 1, i32 7"   --->   Operation 811 'partselect' 'trunc_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i6 %data_V_101"   --->   Operation 812 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln1273_100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_101, i2 0"   --->   Operation 813 'bitconcatenate' 'shl_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i8 %shl_ln1273_100"   --->   Operation 814 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.70ns)   --->   "%r_V_277 = sub i9 %zext_ln1273_303, i9 %zext_ln1273_301"   --->   Operation 815 'sub' 'r_V_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln818_152 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_277, i32 1, i32 8"   --->   Operation 816 'partselect' 'trunc_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.70ns)   --->   "%r_V_278 = sub i9 %zext_ln1273_301, i9 %zext_ln1273_303"   --->   Operation 817 'sub' 'r_V_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln818_153 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_278, i32 1, i32 8"   --->   Operation 818 'partselect' 'trunc_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%r_V_280 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_101, i1 0"   --->   Operation 819 'bitconcatenate' 'r_V_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i7 %r_V_280"   --->   Operation 820 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.70ns)   --->   "%r_V_281 = add i9 %zext_ln1273_303, i9 %zext_ln1273_301"   --->   Operation 821 'add' 'r_V_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln17_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_281, i32 1, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 822 'partselect' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.70ns)   --->   "%r_V_283 = sub i8 0, i8 %zext_ln1273_306"   --->   Operation 823 'sub' 'r_V_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln818_155 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_283, i32 1, i32 7"   --->   Operation 824 'partselect' 'trunc_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i5 %mult_V_142" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 825 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i6 %data_V_106"   --->   Operation 826 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%r_V_309 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_106, i2 0"   --->   Operation 827 'bitconcatenate' 'r_V_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i8 %r_V_309"   --->   Operation 828 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.70ns)   --->   "%r_V_308 = add i9 %zext_ln1273_337, i9 %zext_ln1273_334"   --->   Operation 829 'add' 'r_V_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%mult_V_150 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_308, i32 1, i32 8"   --->   Operation 830 'partselect' 'mult_V_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%r_V_328 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_108, i1 0"   --->   Operation 831 'bitconcatenate' 'r_V_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln1273_354 = zext i7 %r_V_328"   --->   Operation 832 'zext' 'zext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.70ns)   --->   "%r_V_330 = sub i8 0, i8 %zext_ln1273_354"   --->   Operation 833 'sub' 'r_V_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln818_183 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_330, i32 1, i32 7"   --->   Operation 834 'partselect' 'trunc_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln813_1_cast1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %zext_ln818_4"   --->   Operation 835 'bitconcatenate' 'zext_ln813_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i7 %zext_ln813_1_cast1"   --->   Operation 836 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i7 %zext_ln813_1_cast1"   --->   Operation 837 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln813_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %mult_V_14"   --->   Operation 838 'bitconcatenate' 'zext_ln813_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i6 %zext_ln813_2_cast"   --->   Operation 839 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%xor_ln813 = xor i6 %trunc_ln3, i6 32"   --->   Operation 840 'xor' 'xor_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%zext_ln813_8 = zext i6 %xor_ln813"   --->   Operation 841 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln813_7 = add i9 %zext_ln813_8, i9 %zext_ln17"   --->   Operation 842 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i9 %add_ln813_7"   --->   Operation 843 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.73ns)   --->   "%add_ln813_8 = add i12 %zext_ln813_13, i12 %zext_ln1270_25"   --->   Operation 844 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.73ns)   --->   "%add_ln813_9 = add i12 %zext_ln818_14, i12 %zext_ln17_42"   --->   Operation 845 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.70ns)   --->   "%add_ln813_11 = add i8 %sext_ln17_19, i8 %zext_ln17_16"   --->   Operation 846 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i9 %add_ln813_21"   --->   Operation 847 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_22 = add i10 %zext_ln813_34, i10 %zext_ln818_1"   --->   Operation 848 'add' 'add_ln813_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 849 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_23 = add i10 %add_ln813_22, i10 %zext_ln17_4"   --->   Operation 849 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i10 %add_ln813_23"   --->   Operation 850 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_24 = add i12 %zext_ln813_37, i12 %zext_ln818_5"   --->   Operation 851 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 852 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_25 = add i12 %add_ln813_24, i12 %sext_ln1270_1"   --->   Operation 852 'add' 'add_ln813_25' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i12 %add_ln813_25"   --->   Operation 853 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.73ns)   --->   "%add_ln813_26 = add i13 %zext_ln1273_73, i13 %sext_ln1273_55"   --->   Operation 854 'add' 'add_ln813_26' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_27 = add i13 %add_ln813_26, i13 %zext_ln813_38"   --->   Operation 855 'add' 'add_ln813_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 856 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_28 = add i13 %add_ln813_27, i13 %zext_ln1273_135"   --->   Operation 856 'add' 'add_ln813_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 857 [1/1] (0.72ns)   --->   "%add_ln813_29 = add i12 %zext_ln17_47, i12 %sext_ln1273_80"   --->   Operation 857 'add' 'add_ln813_29' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.70ns)   --->   "%add_ln813_31 = add i8 %sext_ln17_19, i8 %sext_ln1270_8"   --->   Operation 858 'add' 'add_ln813_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.71ns)   --->   "%add_ln813_35 = add i10 %sext_ln70_1, i10 %zext_ln17_28"   --->   Operation 859 'add' 'add_ln813_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i10 %add_ln813_35"   --->   Operation 860 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.73ns)   --->   "%add_ln813_36 = add i13 %sext_ln813_9, i13 %zext_ln17_22"   --->   Operation 861 'add' 'add_ln813_36' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i13 %add_ln813_36"   --->   Operation 862 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.73ns)   --->   "%add_ln813_37 = add i13 %zext_ln1273_124, i13 %sext_ln70_12"   --->   Operation 863 'add' 'add_ln813_37' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i13 %add_ln813_37"   --->   Operation 864 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_38 = add i14 %sext_ln813_10, i14 %sext_ln813_5"   --->   Operation 865 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 866 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_39 = add i14 %add_ln813_38, i14 %zext_ln17_71"   --->   Operation 866 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 867 [1/1] (0.71ns)   --->   "%add_ln813_56 = add i9 %trunc_ln17_7, i9 64"   --->   Operation 867 'add' 'add_ln813_56' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln813_42 = zext i9 %add_ln813_56"   --->   Operation 868 'zext' 'zext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.73ns)   --->   "%add_ln813_57 = add i12 %zext_ln813_42, i12 %zext_ln818"   --->   Operation 869 'add' 'add_ln813_57' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.71ns)   --->   "%add_ln813_59 = add i9 %mult_V_66, i9 %zext_ln17_20"   --->   Operation 870 'add' 'add_ln813_59' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.70ns)   --->   "%add_ln813_71 = add i9 %zext_ln818_9, i9 %zext_ln813_1"   --->   Operation 871 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln813_49 = zext i9 %add_ln813_71"   --->   Operation 872 'zext' 'zext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.71ns)   --->   "%add_ln813_72 = add i11 %zext_ln813_49, i11 %sext_ln1270_4"   --->   Operation 873 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.72ns)   --->   "%add_ln813_73 = add i11 %sext_ln1273_67, i11 %sext_ln1273_81"   --->   Operation 874 'add' 'add_ln813_73' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.70ns)   --->   "%add_ln813_75 = add i7 %zext_ln1273_203, i7 %zext_ln17_67"   --->   Operation 875 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_80 = add i11 %zext_ln818_10, i11 %sext_ln70_2"   --->   Operation 876 'add' 'add_ln813_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln813_53_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %mult_V_25"   --->   Operation 877 'bitconcatenate' 'zext_ln813_53_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln813_53 = zext i6 %zext_ln813_53_cast"   --->   Operation 878 'zext' 'zext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_81 = add i11 %zext_ln813_53, i11 %add_ln813_80"   --->   Operation 879 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 880 [1/1] (0.71ns)   --->   "%add_ln813_82 = add i10 %sext_ln1273_52, i10 %sext_ln1273_50"   --->   Operation 880 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.70ns)   --->   "%add_ln813_91 = add i7 %sext_ln1273_21, i7 96"   --->   Operation 881 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i7 %add_ln813_91"   --->   Operation 882 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_92 = add i13 %zext_ln17_10, i13 %sext_ln17_4"   --->   Operation 883 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 884 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_93 = add i13 %add_ln813_92, i13 %sext_ln813_14"   --->   Operation 884 'add' 'add_ln813_93' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 885 [1/1] (0.71ns)   --->   "%add_ln813_107 = add i10 %zext_ln1273_1, i10 832"   --->   Operation 885 'add' 'add_ln813_107' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i10 %add_ln813_107"   --->   Operation 886 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.71ns)   --->   "%add_ln813_108 = add i9 %trunc_ln17_6, i9 %zext_ln818_13"   --->   Operation 887 'add' 'add_ln813_108' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln813_57 = zext i9 %add_ln813_108"   --->   Operation 888 'zext' 'zext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_109 = add i11 %zext_ln813_57, i11 %sext_ln813_18"   --->   Operation 889 'add' 'add_ln813_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 890 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_110 = add i11 %add_ln813_109, i11 %sext_ln70_5"   --->   Operation 890 'add' 'add_ln813_110' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 891 [1/1] (0.71ns)   --->   "%add_ln813_113 = add i10 %sext_ln70_6, i10 %sext_ln70_8"   --->   Operation 891 'add' 'add_ln813_113' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_129 = add i9 %zext_ln818_6, i9 192"   --->   Operation 892 'add' 'add_ln813_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 893 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_130 = add i9 %add_ln813_129, i9 %zext_ln1273_58"   --->   Operation 893 'add' 'add_ln813_130' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 894 [1/1] (0.71ns)   --->   "%add_ln813_132 = add i10 %sext_ln1273_56, i10 %zext_ln17_40"   --->   Operation 894 'add' 'add_ln813_132' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.70ns)   --->   "%add_ln813_134 = add i7 %zext_ln1273_109, i7 %zext_ln1273_144"   --->   Operation 895 'add' 'add_ln813_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.70ns)   --->   "%add_ln813_142 = add i9 %zext_ln1273_67, i9 32"   --->   Operation 896 'add' 'add_ln813_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln813_62 = zext i9 %add_ln813_142"   --->   Operation 897 'zext' 'zext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.71ns)   --->   "%add_ln813_143 = add i11 %zext_ln813_62, i11 %sext_ln70"   --->   Operation 898 'add' 'add_ln813_143' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_146 = add i11 %zext_ln17_41, i11 %sext_ln1273_49"   --->   Operation 899 'add' 'add_ln813_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 900 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_147 = add i11 %add_ln813_146, i11 %zext_ln17_37"   --->   Operation 900 'add' 'add_ln813_147' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln813_64_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %mult_V_14"   --->   Operation 901 'bitconcatenate' 'zext_ln813_64_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln813_64 = zext i9 %zext_ln813_64_cast"   --->   Operation 902 'zext' 'zext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.71ns)   --->   "%add_ln813_159 = add i11 %zext_ln813_64, i11 %sext_ln70"   --->   Operation 903 'add' 'add_ln813_159' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_163 = add i11 %sext_ln1273_63, i11 %zext_ln17_15"   --->   Operation 904 'add' 'add_ln813_163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 905 [1/1] (0.70ns)   --->   "%add_ln813_164 = add i6 %zext_ln818_22, i6 %zext_ln818_26"   --->   Operation 905 'add' 'add_ln813_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln813_66 = zext i6 %add_ln813_164"   --->   Operation 906 'zext' 'zext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_165 = add i11 %zext_ln813_66, i11 %add_ln813_163"   --->   Operation 907 'add' 'add_ln813_165' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 908 [1/1] (0.73ns)   --->   "%add_ln813_175 = add i12 %zext_ln818_12, i12 %zext_ln813_2"   --->   Operation 908 'add' 'add_ln813_175' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i12 %add_ln813_175"   --->   Operation 909 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.73ns)   --->   "%add_ln813_176 = add i12 %zext_ln818_20, i12 %zext_ln17_27"   --->   Operation 910 'add' 'add_ln813_176' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln813_69 = zext i12 %add_ln813_176"   --->   Operation 911 'zext' 'zext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.74ns)   --->   "%add_ln813_177 = add i13 %zext_ln813_69, i13 %zext_ln813_17"   --->   Operation 912 'add' 'add_ln813_177' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.71ns)   --->   "%add_ln813_178 = add i11 %zext_ln17_44, i11 %sext_ln1273_71"   --->   Operation 913 'add' 'add_ln813_178' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.70ns)   --->   "%add_ln813_180 = add i6 %zext_ln818_32, i6 %zext_ln818_35"   --->   Operation 914 'add' 'add_ln813_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln813_70 = zext i6 %add_ln813_180"   --->   Operation 915 'zext' 'zext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.70ns)   --->   "%add_ln813_181 = add i8 %zext_ln813_70, i8 %sext_ln70_11"   --->   Operation 916 'add' 'add_ln813_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.73ns)   --->   "%add_ln813_193 = add i12 %zext_ln818_3, i12 4064"   --->   Operation 917 'add' 'add_ln813_193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i12 %add_ln813_193"   --->   Operation 918 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.71ns)   --->   "%add_ln813_194 = add i10 %sext_ln1273_40, i10 %sext_ln1273_42"   --->   Operation 919 'add' 'add_ln813_194' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln813_88 = sext i10 %add_ln813_194"   --->   Operation 920 'sext' 'sext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_195 = add i13 %sext_ln813_88, i13 %sext_ln813_35"   --->   Operation 921 'add' 'add_ln813_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 922 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_196 = add i13 %add_ln813_195, i13 %zext_ln17_14"   --->   Operation 922 'add' 'add_ln813_196' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 923 [1/1] (0.73ns)   --->   "%add_ln813_197 = add i13 %zext_ln818_17, i13 %sext_ln1273_43"   --->   Operation 923 'add' 'add_ln813_197' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.72ns)   --->   "%add_ln813_200 = add i11 %sext_ln1273_65, i11 %zext_ln17_89"   --->   Operation 924 'add' 'add_ln813_200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.70ns)   --->   "%add_ln813_205 = add i7 %zext_ln17_29, i7 %zext_ln1273_290"   --->   Operation 925 'add' 'add_ln813_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln813_73 = zext i7 %add_ln813_205"   --->   Operation 926 'zext' 'zext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.70ns)   --->   "%add_ln813_206 = add i9 %zext_ln813_73, i9 %sext_ln1273_57"   --->   Operation 927 'add' 'add_ln813_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.70ns)   --->   "%add_ln813_211 = add i9 %sext_ln1273_35, i9 64"   --->   Operation 928 'add' 'add_ln813_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln813_100 = sext i9 %add_ln813_211"   --->   Operation 929 'sext' 'sext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_212 = add i11 %sext_ln813_100, i11 %sext_ln1273_39"   --->   Operation 930 'add' 'add_ln813_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 931 [1/1] (0.70ns)   --->   "%add_ln813_213 = add i9 %sext_ln1270_3, i9 %zext_ln17_13"   --->   Operation 931 'add' 'add_ln813_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i9 %add_ln813_213"   --->   Operation 932 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_214 = add i11 %sext_ln813_101, i11 %add_ln813_212"   --->   Operation 933 'add' 'add_ln813_214' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 934 [1/1] (0.72ns)   --->   "%add_ln813_216 = add i11 %sext_ln1273_90, i11 %sext_ln818_13"   --->   Operation 934 'add' 'add_ln813_216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.70ns)   --->   "%add_ln813_231 = add i8 %zext_ln17_9, i8 32"   --->   Operation 935 'add' 'add_ln813_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln813_74 = zext i8 %add_ln813_231"   --->   Operation 936 'zext' 'zext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.71ns)   --->   "%add_ln813_232 = add i9 %zext_ln813_74, i9 %mult_V_5"   --->   Operation 937 'add' 'add_ln813_232' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i9 %add_ln813_232"   --->   Operation 938 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.71ns)   --->   "%add_ln813_233 = add i10 %zext_ln813_19, i10 %zext_ln1273_65"   --->   Operation 939 'add' 'add_ln813_233' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.70ns)   --->   "%add_ln813_235 = add i8 %zext_ln17_18, i8 %zext_ln17_21"   --->   Operation 940 'add' 'add_ln813_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_249 = add i11 %zext_ln17_11, i11 %sext_ln70_3"   --->   Operation 941 'add' 'add_ln813_249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 942 [1/1] (0.70ns)   --->   "%add_ln813_250 = add i6 %zext_ln818_16, i6 %zext_ln818_25"   --->   Operation 942 'add' 'add_ln813_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln813_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %add_ln813_250"   --->   Operation 943 'bitconcatenate' 'or_ln813_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln813_117 = sext i7 %or_ln813_6"   --->   Operation 944 'sext' 'sext_ln813_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln813_80 = zext i8 %sext_ln813_117"   --->   Operation 945 'zext' 'zext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_251 = add i11 %zext_ln813_80, i11 %add_ln813_249"   --->   Operation 946 'add' 'add_ln813_251' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i11 %add_ln813_251"   --->   Operation 947 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.72ns)   --->   "%add_ln813_252 = add i11 %sext_ln1273_82, i11 %sext_ln17_14"   --->   Operation 948 'add' 'add_ln813_252' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln813_119 = sext i11 %add_ln813_252"   --->   Operation 949 'sext' 'sext_ln813_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.73ns)   --->   "%add_ln813_253 = add i12 %sext_ln813_119, i12 %sext_ln813_118"   --->   Operation 950 'add' 'add_ln813_253' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.70ns)   --->   "%add_ln813_260 = add i8 %zext_ln813, i8 %zext_ln17_7"   --->   Operation 951 'add' 'add_ln813_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i8 %add_ln813_260"   --->   Operation 952 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.70ns)   --->   "%add_ln813_261 = add i9 %zext_ln818_19, i9 %zext_ln813_21"   --->   Operation 953 'add' 'add_ln813_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln813_83 = zext i9 %add_ln813_261"   --->   Operation 954 'zext' 'zext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.72ns)   --->   "%add_ln813_262 = add i11 %sext_ln1273_68, i11 %zext_ln813_83"   --->   Operation 955 'add' 'add_ln813_262' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.72ns)   --->   "%add_ln813_263 = add i11 %zext_ln818_28, i11 %sext_ln17_18"   --->   Operation 956 'add' 'add_ln813_263' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.70ns)   --->   "%add_ln813_266 = add i8 %sext_ln1273_94, i8 %sext_ln1273_98"   --->   Operation 957 'add' 'add_ln813_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.72ns)   --->   "%add_ln813_279 = add i10 %trunc_ln17_3, i10 96"   --->   Operation 958 'add' 'add_ln813_279' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i10 %add_ln813_279"   --->   Operation 959 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.72ns)   --->   "%add_ln813_280 = add i12 %zext_ln813_23, i12 %sext_ln17"   --->   Operation 960 'add' 'add_ln813_280' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.70ns)   --->   "%add_ln813_283 = add i9 %sext_ln1273_74, i9 %sext_ln1273_85"   --->   Operation 961 'add' 'add_ln813_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln813_135 = sext i9 %add_ln813_283"   --->   Operation 962 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.71ns)   --->   "%add_ln813_284 = add i10 %sext_ln813_135, i10 %sext_ln1273_59"   --->   Operation 963 'add' 'add_ln813_284' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.71ns)   --->   "%add_ln813_295 = add i9 %trunc_ln17_4, i9 192"   --->   Operation 964 'add' 'add_ln813_295' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln813_86 = zext i9 %add_ln813_295"   --->   Operation 965 'zext' 'zext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.72ns)   --->   "%add_ln813_296 = add i11 %zext_ln818_21, i11 %zext_ln813_86"   --->   Operation 966 'add' 'add_ln813_296' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.72ns)   --->   "%add_ln813_312 = add i11 %sext_ln1273_8, i11 384"   --->   Operation 967 'add' 'add_ln813_312' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.73ns)   --->   "%add_ln813_314 = add i13 %zext_ln1273_71, i13 %sext_ln1273_51"   --->   Operation 968 'add' 'add_ln813_314' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.72ns)   --->   "%add_ln813_318 = add i12 %zext_ln17_24, i12 %sext_ln1273_95"   --->   Operation 969 'add' 'add_ln813_318' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.72ns)   --->   "%add_ln813_330 = add i11 %sext_ln1270, i11 1920"   --->   Operation 970 'add' 'add_ln813_330' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln813_154 = sext i11 %add_ln813_330"   --->   Operation 971 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_331 = add i12 %sext_ln17_5, i12 %zext_ln17_8"   --->   Operation 972 'add' 'add_ln813_331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 973 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_332 = add i12 %add_ln813_331, i12 %sext_ln813_154"   --->   Operation 973 'add' 'add_ln813_332' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_333 = add i10 %zext_ln818_27, i10 %sext_ln1273_38"   --->   Operation 974 'add' 'add_ln813_333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 975 [1/1] (0.70ns)   --->   "%add_ln813_334 = add i7 %zext_ln1273_109, i7 %zext_ln17_23"   --->   Operation 975 'add' 'add_ln813_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln813_94 = zext i7 %add_ln813_334"   --->   Operation 976 'zext' 'zext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_335 = add i10 %zext_ln813_94, i10 %add_ln813_333"   --->   Operation 977 'add' 'add_ln813_335' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 978 [1/1] (0.70ns)   --->   "%add_ln813_339 = add i7 %sext_ln1273_89, i7 %zext_ln17_76"   --->   Operation 978 'add' 'add_ln813_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.70ns)   --->   "%add_ln813_343 = add i7 %sext_ln1273_127, i7 %zext_ln17_93"   --->   Operation 979 'add' 'add_ln813_343' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.71ns)   --->   "%add_ln813_346 = add i9 %trunc_ln, i9 32"   --->   Operation 980 'add' 'add_ln813_346' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i9 %add_ln813_346"   --->   Operation 981 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.71ns)   --->   "%add_ln813_347 = add i10 %zext_ln818_2, i10 %zext_ln813_27"   --->   Operation 982 'add' 'add_ln813_347' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.70ns)   --->   "%add_ln813_349 = add i9 %sext_ln1273_46, i9 %sext_ln1273_48"   --->   Operation 983 'add' 'add_ln813_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln813_99_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %mult_V_s"   --->   Operation 984 'bitconcatenate' 'zext_ln813_99_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln813_99 = zext i6 %zext_ln813_99_cast"   --->   Operation 985 'zext' 'zext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.70ns)   --->   "%add_ln813_370 = add i8 %zext_ln813_99, i8 %trunc_ln17_1"   --->   Operation 986 'add' 'add_ln813_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i8 %add_ln813_370"   --->   Operation 987 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_371 = add i9 %zext_ln818_6, i9 %zext_ln813_32"   --->   Operation 988 'add' 'add_ln813_371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 989 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_372 = add i9 %add_ln813_371, i9 %zext_ln1273_64"   --->   Operation 989 'add' 'add_ln813_372' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln813_100 = zext i9 %add_ln813_372"   --->   Operation 990 'zext' 'zext_ln813_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.71ns)   --->   "%add_ln813_373 = add i10 %zext_ln813_100, i10 %zext_ln818_11"   --->   Operation 991 'add' 'add_ln813_373' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.73ns)   --->   "%add_ln813_375 = add i12 %zext_ln1273_120, i12 %zext_ln17_26"   --->   Operation 992 'add' 'add_ln813_375' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.71ns)   --->   "%add_ln813_394 = add i10 %sext_ln1273_36, i10 160"   --->   Operation 993 'add' 'add_ln813_394' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.71ns)   --->   "%add_ln813_395 = add i11 %zext_ln17_12, i11 %sext_ln70_4"   --->   Operation 994 'add' 'add_ln813_395' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.70ns)   --->   "%add_ln813_397 = add i7 %zext_ln17_6, i7 %zext_ln1273_56"   --->   Operation 995 'add' 'add_ln813_397' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln813_105 = zext i7 %add_ln813_397"   --->   Operation 996 'zext' 'zext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.70ns)   --->   "%add_ln813_398 = add i8 %zext_ln813_105, i8 %sext_ln1273_37"   --->   Operation 997 'add' 'add_ln813_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.72ns)   --->   "%add_ln813_401 = add i11 %sext_ln70_7, i11 %sext_ln1273_60"   --->   Operation 998 'add' 'add_ln813_401' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.72ns)   --->   "%add_ln813_404 = add i11 %sext_ln1273_99, i11 %sext_ln1273_69"   --->   Operation 999 'add' 'add_ln813_404' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.70ns)   --->   "%add_ln813_421 = add i9 %zext_ln1273_14, i9 96"   --->   Operation 1000 'add' 'add_ln813_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i9 %add_ln813_421"   --->   Operation 1001 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.73ns)   --->   "%add_ln813_422 = add i12 %zext_ln818_7, i12 %zext_ln813_35"   --->   Operation 1002 'add' 'add_ln813_422' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i12 %add_ln813_422"   --->   Operation 1003 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.72ns)   --->   "%add_ln813_423 = add i11 %sext_ln1273_64, i11 %zext_ln1273_131"   --->   Operation 1004 'add' 'add_ln813_423' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln813_198 = sext i11 %add_ln813_423"   --->   Operation 1005 'sext' 'sext_ln813_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.74ns)   --->   "%add_ln813_424 = add i13 %sext_ln813_198, i13 %zext_ln813_36"   --->   Operation 1006 'add' 'add_ln813_424' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.70ns)   --->   "%add_ln813_431 = add i9 %sext_ln70_10, i9 %zext_ln17_63"   --->   Operation 1007 'add' 'add_ln813_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i9 %mult_V_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1008 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i8 %trunc_ln818_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1009 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i11 %sext_ln17_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1010 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i8 %mult_V_13"   --->   Operation 1011 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln818_8 = zext i11 %sext_ln818_4"   --->   Operation 1012 'zext' 'zext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i11 %sext_ln818_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1013 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_63, i4 0"   --->   Operation 1014 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln1273_53 = zext i10 %shl_ln1273_14"   --->   Operation 1015 'zext' 'zext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_63, i1 0"   --->   Operation 1016 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln1273_54 = zext i7 %shl_ln1273_15"   --->   Operation 1017 'zext' 'zext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (0.72ns)   --->   "%r_V_39 = sub i11 %zext_ln1273_53, i11 %zext_ln1273_54"   --->   Operation 1018 'sub' 'r_V_39' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_39, i32 1, i32 10"   --->   Operation 1019 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i10 %trunc_ln818_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1020 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i11 %sext_ln17_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1021 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (0.72ns)   --->   "%r_V_41 = sub i11 0, i11 %zext_ln1273_53"   --->   Operation 1022 'sub' 'r_V_41' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_41, i32 1, i32 10"   --->   Operation 1023 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i10 %trunc_ln818_15"   --->   Operation 1024 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i10 %trunc_ln818_26"   --->   Operation 1025 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln1273_74 = zext i11 %sext_ln1273_47"   --->   Operation 1026 'zext' 'zext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln818_15 = zext i9 %mult_V_31"   --->   Operation 1027 'zext' 'zext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i10 %trunc_ln818_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1028 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i8 %trunc_ln818_35"   --->   Operation 1029 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln1273_101 = zext i7 %shl_ln1273_35"   --->   Operation 1030 'zext' 'zext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.70ns)   --->   "%r_V_80 = sub i8 0, i8 %zext_ln1273_101"   --->   Operation 1031 'sub' 'r_V_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_80, i32 1, i32 7"   --->   Operation 1032 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i7 %trunc_ln818_39"   --->   Operation 1033 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i7 %trunc_ln818_39"   --->   Operation 1034 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i9 %trunc_ln818_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1035 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln17_17 = zext i11 %sext_ln17_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1036 'zext' 'zext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i8 %trunc_ln818_44"   --->   Operation 1037 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln1270_26 = zext i11 %sext_ln1270_5"   --->   Operation 1038 'zext' 'zext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i9 %trunc_ln818_45"   --->   Operation 1039 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln1273_108 = zext i11 %sext_ln1273_58"   --->   Operation 1040 'zext' 'zext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i9 %mult_V_37"   --->   Operation 1041 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln818_18 = zext i11 %sext_ln818_9"   --->   Operation 1042 'zext' 'zext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i8 %trunc_ln818_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1043 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln17_19 = zext i11 %sext_ln17_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1044 'zext' 'zext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i9 %trunc_ln818_57" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1045 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln17_25 = zext i11 %sext_ln17_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1046 'zext' 'zext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i8 %trunc_ln818_60" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1047 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln17_30 = zext i11 %sext_ln17_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1048 'zext' 'zext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i9 %r_V_112"   --->   Operation 1049 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln17_31 = zext i8 %mult_V_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1050 'zext' 'zext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%shl_ln1273_47 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_75, i5 0"   --->   Operation 1051 'bitconcatenate' 'shl_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln1273_141 = zext i11 %shl_ln1273_47"   --->   Operation 1052 'zext' 'zext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.73ns)   --->   "%r_V_113 = sub i12 %zext_ln1273_141, i12 %zext_ln1270"   --->   Operation 1053 'sub' 'r_V_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_113, i32 1, i32 11"   --->   Operation 1054 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln17_32 = zext i11 %mult_V_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1055 'zext' 'zext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln818_23 = zext i9 %mult_V_52"   --->   Operation 1056 'zext' 'zext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln17_33 = zext i9 %mult_V_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1057 'zext' 'zext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln17_34 = zext i9 %mult_V_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1058 'zext' 'zext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i10 %trunc_ln818_63"   --->   Operation 1059 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln1273_143 = zext i11 %sext_ln1273_70"   --->   Operation 1060 'zext' 'zext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i10 %trunc_ln818_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1061 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln17_35 = zext i11 %sext_ln17_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1062 'zext' 'zext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln1273_145 = zext i6 %data_V_76"   --->   Operation 1063 'zext' 'zext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln1273_146 = zext i6 %data_V_76"   --->   Operation 1064 'zext' 'zext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.70ns)   --->   "%r_V_121 = sub i9 %zext_ln1273_147, i9 %zext_ln1273_146"   --->   Operation 1065 'sub' 'r_V_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_121, i32 1, i32 8"   --->   Operation 1066 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i8 %trunc_ln818_66"   --->   Operation 1067 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln1273_148 = zext i11 %sext_ln1273_72"   --->   Operation 1068 'zext' 'zext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln1273_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_76, i4 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln1273_149 = zext i10 %shl_ln1273_50"   --->   Operation 1070 'zext' 'zext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.72ns)   --->   "%r_V_122 = sub i11 %zext_ln1273_149, i11 %zext_ln1273_145"   --->   Operation 1071 'sub' 'r_V_122' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_122, i32 1, i32 10"   --->   Operation 1072 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i10 %mult_V_54"   --->   Operation 1073 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln818_24 = zext i11 %sext_ln818_10"   --->   Operation 1074 'zext' 'zext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i6 %trunc_ln818_67"   --->   Operation 1075 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%r_V_124 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_76, i1 0"   --->   Operation 1076 'bitconcatenate' 'r_V_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i7 %r_V_124"   --->   Operation 1077 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln17_36 = zext i5 %mult_V_56" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1078 'zext' 'zext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln1273_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_76, i3 0"   --->   Operation 1079 'bitconcatenate' 'shl_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln1273_150 = zext i9 %shl_ln1273_51"   --->   Operation 1080 'zext' 'zext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.71ns)   --->   "%r_V_126 = sub i10 %zext_ln1273_150, i10 %zext_ln1270_2"   --->   Operation 1081 'sub' 'r_V_126' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_126, i32 1, i32 9"   --->   Operation 1082 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i9 %trunc_ln818_69"   --->   Operation 1083 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln1273_151 = zext i11 %sext_ln1273_75"   --->   Operation 1084 'zext' 'zext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.70ns)   --->   "%r_V_127 = sub i9 %zext_ln1273_146, i9 %zext_ln1273_147"   --->   Operation 1085 'sub' 'r_V_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_127, i32 1, i32 8"   --->   Operation 1086 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i8 %trunc_ln818_70"   --->   Operation 1087 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.71ns)   --->   "%r_V_128 = sub i10 0, i10 %zext_ln1273_150"   --->   Operation 1088 'sub' 'r_V_128' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i10 %r_V_128"   --->   Operation 1089 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_128, i32 1, i32 9"   --->   Operation 1090 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i9 %trunc_ln818_71"   --->   Operation 1091 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.72ns)   --->   "%r_V_129 = sub i11 %sext_ln1270_7, i11 %zext_ln1273_145"   --->   Operation 1092 'sub' 'r_V_129' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_129, i32 1, i32 10"   --->   Operation 1093 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i10 %trunc_ln818_72" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1094 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i6 %data_V_77"   --->   Operation 1095 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%shl_ln1273_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_77, i4 0"   --->   Operation 1096 'bitconcatenate' 'shl_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1273_154 = zext i10 %shl_ln1273_53"   --->   Operation 1097 'zext' 'zext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.72ns)   --->   "%sub_ln1273_75 = sub i11 0, i11 %zext_ln1273_154"   --->   Operation 1098 'sub' 'sub_ln1273_75' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i11 %sub_ln1273_75"   --->   Operation 1099 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.73ns)   --->   "%r_V_131 = sub i12 %sext_ln1273_15, i12 %zext_ln1273_23"   --->   Operation 1100 'sub' 'r_V_131' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_131, i32 1, i32 11"   --->   Operation 1101 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i11 %mult_V_59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1102 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i8 %trunc_ln818_73" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1103 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln17_38 = zext i11 %sext_ln17_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1104 'zext' 'zext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln17_39 = zext i11 %sext_ln17_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1105 'zext' 'zext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i6 %trunc_ln818_74"   --->   Operation 1106 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i6 %data_V_79"   --->   Operation 1107 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln1273_162 = zext i6 %data_V_79"   --->   Operation 1108 'zext' 'zext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%r_V_137 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_79, i1 0"   --->   Operation 1109 'bitconcatenate' 'r_V_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i7 %r_V_137"   --->   Operation 1110 'zext' 'zext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i7 %r_V_137"   --->   Operation 1111 'zext' 'zext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.70ns)   --->   "%r_V_140 = sub i8 0, i8 %zext_ln1270_4"   --->   Operation 1112 'sub' 'r_V_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_140, i32 1, i32 7"   --->   Operation 1113 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i7 %trunc_ln818_75"   --->   Operation 1114 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln17_43 = zext i10 %mult_V_65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1115 'zext' 'zext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.72ns)   --->   "%r_V_147 = sub i11 %zext_ln1270_3, i11 %zext_ln1273_164"   --->   Operation 1116 'sub' 'r_V_147' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_147, i32 1, i32 10"   --->   Operation 1117 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i10 %trunc_ln818_79"   --->   Operation 1118 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i10 %trunc_ln818_80"   --->   Operation 1119 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (1.23ns)   --->   "%r_V_149 = mul i12 %zext_ln1273_25, i12 4075"   --->   Operation 1120 'mul' 'r_V_149' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_149, i32 1, i32 11"   --->   Operation 1121 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i11 %mult_V_68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1122 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln1273_167 = zext i6 %data_V_80"   --->   Operation 1123 'zext' 'zext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln1273_170 = zext i6 %data_V_80"   --->   Operation 1124 'zext' 'zext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%mult_V_69 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_80, i1 0"   --->   Operation 1125 'bitconcatenate' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln17_45 = zext i7 %mult_V_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1126 'zext' 'zext_ln17_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i8 %trunc_ln818_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1127 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln17_46 = zext i11 %sext_ln17_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1128 'zext' 'zext_ln17_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln1273_171 = zext i11 %sext_ln17_16"   --->   Operation 1129 'zext' 'zext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (1.23ns)   --->   "%r_V_153 = mul i10 %zext_ln1273_167, i10 13"   --->   Operation 1130 'mul' 'r_V_153' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_153, i32 1, i32 9"   --->   Operation 1131 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln17_48 = zext i9 %mult_V_71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1132 'zext' 'zext_ln17_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln1273_59 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_80, i3 0"   --->   Operation 1133 'bitconcatenate' 'shl_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln1273_172 = zext i9 %shl_ln1273_59"   --->   Operation 1134 'zext' 'zext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.71ns)   --->   "%r_V_155 = sub i10 %zext_ln1273_172, i10 %zext_ln1273_167"   --->   Operation 1135 'sub' 'r_V_155' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_155, i32 1, i32 9"   --->   Operation 1136 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln17_49 = zext i5 %mult_V_72" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'zext' 'zext_ln17_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln17_50 = zext i5 %mult_V_72" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1138 'zext' 'zext_ln17_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln1273_176 = zext i6 %data_V_81"   --->   Operation 1139 'zext' 'zext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln1273_177 = zext i6 %data_V_81"   --->   Operation 1140 'zext' 'zext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%shl_ln1273_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_81, i2 0"   --->   Operation 1141 'bitconcatenate' 'shl_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln1273_178 = zext i8 %shl_ln1273_60"   --->   Operation 1142 'zext' 'zext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (0.70ns)   --->   "%r_V_157 = sub i9 %zext_ln1273_176, i9 %zext_ln1273_178"   --->   Operation 1143 'sub' 'r_V_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_157, i32 1, i32 8"   --->   Operation 1144 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i8 %trunc_ln818_85"   --->   Operation 1145 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i10 %trunc_ln818_86" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1146 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i10 %trunc_ln818_86"   --->   Operation 1147 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.70ns)   --->   "%r_V_159 = sub i9 %zext_ln1273_178, i9 %zext_ln1273_176"   --->   Operation 1148 'sub' 'r_V_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_159, i32 1, i32 8"   --->   Operation 1149 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i8 %mult_V_73"   --->   Operation 1150 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln818_29 = zext i11 %sext_ln818_11"   --->   Operation 1151 'zext' 'zext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i6 %data_V_82"   --->   Operation 1152 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln1273_180 = zext i6 %data_V_82"   --->   Operation 1153 'zext' 'zext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln1273_182 = zext i6 %data_V_82"   --->   Operation 1154 'zext' 'zext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln1273_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_82, i4 0"   --->   Operation 1155 'bitconcatenate' 'shl_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln1273_183 = zext i10 %shl_ln1273_62"   --->   Operation 1156 'zext' 'zext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.72ns)   --->   "%r_V_161 = sub i11 %zext_ln1273_183, i11 %zext_ln1273_185"   --->   Operation 1157 'sub' 'r_V_161' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_161, i32 1, i32 10"   --->   Operation 1158 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i10 %trunc_ln818_88"   --->   Operation 1159 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln818_30 = zext i11 %sext_ln818_12"   --->   Operation 1160 'zext' 'zext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln17_51 = zext i5 %mult_V_75" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1161 'zext' 'zext_ln17_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.72ns)   --->   "%sub_ln1273_95 = sub i11 0, i11 %zext_ln1273_183"   --->   Operation 1162 'sub' 'sub_ln1273_95' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i11 %sub_ln1273_95"   --->   Operation 1163 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_82, i2 0"   --->   Operation 1164 'bitconcatenate' 'shl_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1273_186 = zext i8 %shl_ln1273_64"   --->   Operation 1165 'zext' 'zext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln1273_187 = zext i8 %shl_ln1273_64"   --->   Operation 1166 'zext' 'zext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.73ns)   --->   "%r_V_164 = sub i12 %sext_ln1273_18, i12 %zext_ln1273_186"   --->   Operation 1167 'sub' 'r_V_164' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_164, i32 1, i32 11"   --->   Operation 1168 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i11 %mult_V_76" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1169 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (1.23ns)   --->   "%r_V_166 = mul i10 %zext_ln1273_182, i10 11"   --->   Operation 1170 'mul' 'r_V_166' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_166, i32 1, i32 9"   --->   Operation 1171 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln17_52 = zext i9 %mult_V_77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'zext' 'zext_ln17_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.72ns)   --->   "%r_V_167 = sub i11 %zext_ln1273_183, i11 %zext_ln1273_187"   --->   Operation 1173 'sub' 'r_V_167' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_167, i32 1, i32 10"   --->   Operation 1174 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i10 %trunc_ln818_92"   --->   Operation 1175 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1273_189 = zext i11 %sext_ln1273_91"   --->   Operation 1176 'zext' 'zext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.72ns)   --->   "%r_V_168 = add i11 %zext_ln1273_183, i11 %zext_ln1273_180"   --->   Operation 1177 'add' 'r_V_168' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_168, i32 1, i32 10"   --->   Operation 1178 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln17_53 = zext i10 %mult_V_78" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1179 'zext' 'zext_ln17_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (1.23ns)   --->   "%r_V_169 = mul i12 %zext_ln1273_28, i12 4077"   --->   Operation 1180 'mul' 'r_V_169' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_169, i32 1, i32 11"   --->   Operation 1181 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i11 %mult_V_79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1182 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln1273_190 = zext i6 %data_V_83"   --->   Operation 1183 'zext' 'zext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln1273_191 = zext i6 %data_V_83"   --->   Operation 1184 'zext' 'zext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln1273_192 = zext i6 %data_V_83"   --->   Operation 1185 'zext' 'zext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_83, i3 0"   --->   Operation 1186 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln1273_193 = zext i9 %shl_ln1273_66"   --->   Operation 1187 'zext' 'zext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.71ns)   --->   "%r_V_170 = sub i10 %zext_ln1273_193, i10 %zext_ln1273_191"   --->   Operation 1188 'sub' 'r_V_170' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_170, i32 1, i32 9"   --->   Operation 1189 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i9 %trunc_ln818_93"   --->   Operation 1190 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln1273_194 = zext i11 %sext_ln1273_92"   --->   Operation 1191 'zext' 'zext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (0.70ns)   --->   "%r_V_173 = sub i7 0, i7 %zext_ln1273_190"   --->   Operation 1192 'sub' 'r_V_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_173, i32 1, i32 6"   --->   Operation 1193 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i6 %trunc_ln818_95"   --->   Operation 1194 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_83, i2 0"   --->   Operation 1195 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln1273_196 = zext i8 %shl_ln1273_67"   --->   Operation 1196 'zext' 'zext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.70ns)   --->   "%r_V_174 = sub i9 %zext_ln1273_196, i9 %zext_ln1273_192"   --->   Operation 1197 'sub' 'r_V_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_174, i32 1, i32 8"   --->   Operation 1198 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i8 %trunc_ln818_96" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1199 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1200 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln1273_197 = zext i6 %data_V_84"   --->   Operation 1201 'zext' 'zext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln1273_199 = zext i6 %data_V_84"   --->   Operation 1202 'zext' 'zext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.70ns)   --->   "%r_V_175 = sub i9 %zext_ln1273_200, i9 %zext_ln1273_199"   --->   Operation 1203 'sub' 'r_V_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_175, i32 1, i32 8"   --->   Operation 1204 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i8 %trunc_ln818_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1205 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln17_54 = zext i11 %sext_ln17_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1206 'zext' 'zext_ln17_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln1273_201 = zext i11 %sext_ln17_22"   --->   Operation 1207 'zext' 'zext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln17_55 = zext i5 %mult_V_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1208 'zext' 'zext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.70ns)   --->   "%r_V_177 = add i9 %zext_ln1273_200, i9 %zext_ln1273_199"   --->   Operation 1209 'add' 'r_V_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_177, i32 1, i32 8"   --->   Operation 1210 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln818_31 = zext i8 %mult_V_82"   --->   Operation 1211 'zext' 'zext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_84, i4 0"   --->   Operation 1212 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln1273_202 = zext i10 %shl_ln1273_69"   --->   Operation 1213 'zext' 'zext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.72ns)   --->   "%r_V_180 = add i11 %zext_ln1273_202, i11 %zext_ln1273_197"   --->   Operation 1214 'add' 'r_V_180' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_180, i32 1, i32 10"   --->   Operation 1215 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln17_56 = zext i10 %mult_V_84" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'zext' 'zext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln1273_205 = zext i6 %data_V_85"   --->   Operation 1217 'zext' 'zext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln17_57 = zext i10 %mult_V_85" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1218 'zext' 'zext_ln17_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%mult_V_86 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_85, i1 0"   --->   Operation 1219 'bitconcatenate' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln17_58 = zext i7 %mult_V_86" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1220 'zext' 'zext_ln17_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_85, i3 0"   --->   Operation 1221 'bitconcatenate' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln1273_207 = zext i9 %mult_V_87"   --->   Operation 1222 'zext' 'zext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.71ns)   --->   "%r_V_183 = sub i10 %zext_ln1273_205, i10 %zext_ln1273_207"   --->   Operation 1223 'sub' 'r_V_183' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_183, i32 1, i32 9"   --->   Operation 1224 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i9 %trunc_ln818_101"   --->   Operation 1225 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln17_59 = zext i10 %mult_V_88" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1226 'zext' 'zext_ln17_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.71ns)   --->   "%r_V_185 = sub i10 0, i10 %zext_ln1273_207"   --->   Operation 1227 'sub' 'r_V_185' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_185, i32 1, i32 9"   --->   Operation 1228 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i9 %trunc_ln818_102"   --->   Operation 1229 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln17_60 = zext i9 %mult_V_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1230 'zext' 'zext_ln17_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln1273_208 = zext i6 %data_V_86"   --->   Operation 1231 'zext' 'zext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.70ns)   --->   "%r_V_187 = sub i7 0, i7 %zext_ln1273_208"   --->   Operation 1232 'sub' 'r_V_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_187, i32 1, i32 6"   --->   Operation 1233 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i6 %trunc_ln818_103"   --->   Operation 1234 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_86, i3 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln1273_209 = zext i9 %shl_ln1273_70"   --->   Operation 1236 'zext' 'zext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_86, i1 0"   --->   Operation 1237 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln1273_210 = zext i7 %shl_ln1273_71"   --->   Operation 1238 'zext' 'zext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.71ns)   --->   "%r_V_188 = add i10 %zext_ln1273_209, i10 %zext_ln1273_210"   --->   Operation 1239 'add' 'r_V_188' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_188, i32 1, i32 9"   --->   Operation 1240 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln17_61 = zext i9 %mult_V_90" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1241 'zext' 'zext_ln17_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln1273_211 = zext i6 %data_V_87"   --->   Operation 1242 'zext' 'zext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln1273_212 = zext i6 %data_V_87"   --->   Operation 1243 'zext' 'zext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.00ns)   --->   "%r_V_189 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_87, i3 0"   --->   Operation 1244 'bitconcatenate' 'r_V_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i9 %r_V_189"   --->   Operation 1245 'zext' 'zext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%mult_V_91 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_87, i2 0"   --->   Operation 1246 'bitconcatenate' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln17_62 = zext i8 %mult_V_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1247 'zext' 'zext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%r_V_191 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_87, i1 0"   --->   Operation 1248 'bitconcatenate' 'r_V_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln1273_213 = zext i7 %r_V_191"   --->   Operation 1249 'zext' 'zext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.71ns)   --->   "%r_V_190 = sub i10 %zext_ln1270_8, i10 %zext_ln1273_213"   --->   Operation 1250 'sub' 'r_V_190' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_190, i32 1, i32 9"   --->   Operation 1251 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i9 %trunc_ln818_104"   --->   Operation 1252 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln1270_27 = zext i11 %sext_ln1270_10"   --->   Operation 1253 'zext' 'zext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.70ns)   --->   "%r_V_192 = add i9 %zext_ln17_62, i9 %zext_ln1273_212"   --->   Operation 1254 'add' 'r_V_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_192, i32 1, i32 8"   --->   Operation 1255 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i8 %mult_V_94" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1256 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.71ns)   --->   "%r_V_193 = add i10 %zext_ln1270_8, i10 %zext_ln1273_213"   --->   Operation 1257 'add' 'r_V_193' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_193, i32 1, i32 9"   --->   Operation 1258 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln818_33 = zext i9 %mult_V_95"   --->   Operation 1259 'zext' 'zext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln1273_214 = zext i6 %data_V_88"   --->   Operation 1260 'zext' 'zext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln1273_216 = zext i6 %data_V_88"   --->   Operation 1261 'zext' 'zext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (1.23ns)   --->   "%r_V_194 = mul i10 %zext_ln1273_216, i10 11"   --->   Operation 1262 'mul' 'r_V_194' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_194, i32 1, i32 9"   --->   Operation 1263 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln818_34 = zext i9 %mult_V_96"   --->   Operation 1264 'zext' 'zext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i9 %mult_V_96" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1265 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_88, i2 0"   --->   Operation 1266 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln1273_218 = zext i8 %shl_ln1273_73"   --->   Operation 1267 'zext' 'zext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.70ns)   --->   "%r_V_197 = sub i9 %zext_ln1273_218, i9 %zext_ln1273_214"   --->   Operation 1268 'sub' 'r_V_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_197, i32 1, i32 8"   --->   Operation 1269 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i8 %trunc_ln818_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1270 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i11 %sext_ln70_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1271 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln1273_35 = zext i6 %data_V_89"   --->   Operation 1272 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln1273_219 = zext i6 %data_V_89"   --->   Operation 1273 'zext' 'zext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln1273_221 = zext i6 %data_V_89"   --->   Operation 1274 'zext' 'zext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_89, i2 0"   --->   Operation 1275 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln1273_222 = zext i8 %shl_ln1273_74"   --->   Operation 1276 'zext' 'zext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.70ns)   --->   "%r_V_198 = sub i9 %zext_ln1273_221, i9 %zext_ln1273_222"   --->   Operation 1277 'sub' 'r_V_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_198, i32 1, i32 8"   --->   Operation 1278 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i8 %trunc_ln818_108"   --->   Operation 1279 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_89, i3 0"   --->   Operation 1280 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln1273_224 = zext i9 %shl_ln1273_76"   --->   Operation 1281 'zext' 'zext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.71ns)   --->   "%r_V_201 = sub i10 0, i10 %zext_ln1273_224"   --->   Operation 1282 'sub' 'r_V_201' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i10 %r_V_201"   --->   Operation 1283 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%r_V_203 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_89, i1 0"   --->   Operation 1284 'bitconcatenate' 'r_V_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1273_225 = zext i7 %r_V_203"   --->   Operation 1285 'zext' 'zext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.72ns)   --->   "%r_V_200 = sub i11 %sext_ln1273_22, i11 %zext_ln1273_225"   --->   Operation 1286 'sub' 'r_V_200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_200, i32 1, i32 10"   --->   Operation 1287 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i10 %trunc_ln818_109"   --->   Operation 1288 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_201, i32 1, i32 9"   --->   Operation 1289 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i9 %trunc_ln818_110"   --->   Operation 1290 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.70ns)   --->   "%r_V_202 = sub i7 0, i7 %zext_ln1273_219"   --->   Operation 1291 'sub' 'r_V_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_202, i32 1, i32 6"   --->   Operation 1292 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i6 %trunc_ln818_111"   --->   Operation 1293 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (1.23ns)   --->   "%r_V_204 = mul i12 %zext_ln1273_35, i12 4077"   --->   Operation 1294 'mul' 'r_V_204' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_204, i32 1, i32 11"   --->   Operation 1295 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i11 %mult_V_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1296 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln1273_226 = zext i6 %data_V_90"   --->   Operation 1297 'zext' 'zext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln1273_227 = zext i6 %data_V_90"   --->   Operation 1298 'zext' 'zext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1273_228 = zext i6 %data_V_90"   --->   Operation 1299 'zext' 'zext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_90, i4 0"   --->   Operation 1300 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln1273_229 = zext i10 %shl_ln1273_77"   --->   Operation 1301 'zext' 'zext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_90, i1 0"   --->   Operation 1302 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln1273_230 = zext i7 %shl_ln1273_78"   --->   Operation 1303 'zext' 'zext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln1273_231 = zext i7 %shl_ln1273_78"   --->   Operation 1304 'zext' 'zext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.72ns)   --->   "%r_V_205 = add i11 %zext_ln1273_229, i11 %zext_ln1273_231"   --->   Operation 1305 'add' 'r_V_205' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_205, i32 1, i32 10"   --->   Operation 1306 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i10 %mult_V_101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1307 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.70ns)   --->   "%r_V_206 = sub i8 0, i8 %zext_ln1273_230"   --->   Operation 1308 'sub' 'r_V_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_206, i32 1, i32 7"   --->   Operation 1309 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i7 %trunc_ln818_112"   --->   Operation 1310 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_90, i2 0"   --->   Operation 1311 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln1273_232 = zext i8 %shl_ln1273_79"   --->   Operation 1312 'zext' 'zext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.70ns)   --->   "%r_V_207 = sub i9 %zext_ln1273_232, i9 %zext_ln1273_227"   --->   Operation 1313 'sub' 'r_V_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_207, i32 1, i32 8"   --->   Operation 1314 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i8 %trunc_ln818_113"   --->   Operation 1315 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln1273_233 = zext i11 %sext_ln1273_103"   --->   Operation 1316 'zext' 'zext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_90, i3 0"   --->   Operation 1317 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln1273_234 = zext i9 %shl_ln1273_80"   --->   Operation 1318 'zext' 'zext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.71ns)   --->   "%sub_ln1273_118 = sub i10 0, i10 %zext_ln1273_234"   --->   Operation 1319 'sub' 'sub_ln1273_118' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i10 %sub_ln1273_118"   --->   Operation 1320 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.72ns)   --->   "%r_V_208 = sub i11 %sext_ln1273_23, i11 %zext_ln1273_231"   --->   Operation 1321 'sub' 'r_V_208' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_208, i32 1, i32 10"   --->   Operation 1322 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i10 %trunc_ln818_114"   --->   Operation 1323 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.71ns)   --->   "%r_V_209 = sub i10 %zext_ln1273_234, i10 %zext_ln1273_228"   --->   Operation 1324 'sub' 'r_V_209' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_209, i32 1, i32 9"   --->   Operation 1325 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i9 %trunc_ln818_115"   --->   Operation 1326 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln818_36 = zext i11 %sext_ln818_15"   --->   Operation 1327 'zext' 'zext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.72ns)   --->   "%r_V_210 = sub i11 %zext_ln1273_229, i11 %zext_ln1273_226"   --->   Operation 1328 'sub' 'r_V_210' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_210, i32 1, i32 10"   --->   Operation 1329 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i10 %trunc_ln818_116"   --->   Operation 1330 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1273_235 = zext i11 %sext_ln1273_105"   --->   Operation 1331 'zext' 'zext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (1.23ns)   --->   "%r_V_211 = mul i11 %zext_ln1273_226, i11 2037"   --->   Operation 1332 'mul' 'r_V_211' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_211, i32 1, i32 10"   --->   Operation 1333 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i10 %trunc_ln818_117"   --->   Operation 1334 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.72ns)   --->   "%r_V_212 = sub i11 %zext_ln1273_229, i11 %zext_ln1273_231"   --->   Operation 1335 'sub' 'r_V_212' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_212, i32 1, i32 10"   --->   Operation 1336 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i10 %trunc_ln818_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1337 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i11 %sext_ln70_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1338 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1273_236 = zext i6 %data_V_91"   --->   Operation 1339 'zext' 'zext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln1273_237 = zext i6 %data_V_91"   --->   Operation 1340 'zext' 'zext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_91, i3 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln1273_239 = zext i9 %shl_ln1273_81"   --->   Operation 1342 'zext' 'zext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i9 %shl_ln1273_81"   --->   Operation 1343 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.71ns)   --->   "%r_V_213 = sub i10 0, i10 %zext_ln1273_240"   --->   Operation 1344 'sub' 'r_V_213' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_213, i32 1, i32 9"   --->   Operation 1345 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i9 %trunc_ln818_119"   --->   Operation 1346 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_365)   --->   "%sext_ln818_16 = sext i8 %mult_V_103"   --->   Operation 1347 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i8 %mult_V_103"   --->   Operation 1348 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln818_37 = zext i11 %sext_ln818_17"   --->   Operation 1349 'zext' 'zext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_91, i1 0"   --->   Operation 1350 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i7 %shl_ln1273_83"   --->   Operation 1351 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.71ns)   --->   "%r_V_215 = sub i10 %zext_ln1273_240, i10 %zext_ln1273_242"   --->   Operation 1352 'sub' 'r_V_215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_215, i32 1, i32 9"   --->   Operation 1353 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i9 %trunc_ln818_120"   --->   Operation 1354 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i11 %sext_ln1273_108"   --->   Operation 1355 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_91, i4 0"   --->   Operation 1356 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i10 %shl_ln1273_84"   --->   Operation 1357 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.72ns)   --->   "%r_V_216 = sub i11 %zext_ln1273_236, i11 %zext_ln1273_244"   --->   Operation 1358 'sub' 'r_V_216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_216, i32 1, i32 10"   --->   Operation 1359 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i10 %trunc_ln818_121"   --->   Operation 1360 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i10 %trunc_ln818_121"   --->   Operation 1361 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.72ns)   --->   "%r_V_217 = sub i11 %zext_ln1273_244, i11 %zext_ln1273_236"   --->   Operation 1362 'sub' 'r_V_217' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_217, i32 1, i32 10"   --->   Operation 1363 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i10 %trunc_ln818_122"   --->   Operation 1364 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i11 %sext_ln1273_111"   --->   Operation 1365 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.70ns)   --->   "%r_V_218 = sub i7 0, i7 %zext_ln1273_237"   --->   Operation 1366 'sub' 'r_V_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_218, i32 1, i32 6"   --->   Operation 1367 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i6 %trunc_ln818_123"   --->   Operation 1368 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (1.23ns)   --->   "%r_V_219 = mul i11 %zext_ln1273_236, i11 2035"   --->   Operation 1369 'mul' 'r_V_219' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_219, i32 1, i32 10"   --->   Operation 1370 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i10 %trunc_ln818_124"   --->   Operation 1371 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_91, i5 0"   --->   Operation 1372 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i11 %shl_ln1273_85"   --->   Operation 1373 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.73ns)   --->   "%r_V_220 = sub i12 %zext_ln1273_239, i12 %zext_ln1273_246"   --->   Operation 1374 'sub' 'r_V_220' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_220, i32 1, i32 11"   --->   Operation 1375 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i11 %mult_V_104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1376 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i6 %data_V_92"   --->   Operation 1377 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i6 %data_V_92" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1378 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.70ns)   --->   "%r_V_221 = sub i7 0, i7 %zext_ln1273_247"   --->   Operation 1379 'sub' 'r_V_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_221, i32 1, i32 6"   --->   Operation 1380 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i6 %trunc_ln818_125"   --->   Operation 1381 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_93, i4 0"   --->   Operation 1382 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i10 %shl_ln1273_87"   --->   Operation 1383 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%mult_V_107 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_93, i1 0"   --->   Operation 1384 'bitconcatenate' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i7 %mult_V_107"   --->   Operation 1385 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i7 %mult_V_107"   --->   Operation 1386 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.72ns)   --->   "%r_V_223 = sub i11 %zext_ln1273_250, i11 %zext_ln1273_252"   --->   Operation 1387 'sub' 'r_V_223' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_223, i32 1, i32 10"   --->   Operation 1388 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i10 %trunc_ln818_126"   --->   Operation 1389 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i11 %sext_ln1273_115"   --->   Operation 1390 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%r_V_224 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_93, i3 0"   --->   Operation 1391 'bitconcatenate' 'r_V_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i9 %r_V_224"   --->   Operation 1392 'zext' 'zext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_174 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_93, i2 0"   --->   Operation 1393 'bitconcatenate' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i8 %mult_V_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1394 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i8 %mult_V_174"   --->   Operation 1395 'zext' 'zext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i7 %mult_V_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1396 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1397 [1/1] (0.71ns)   --->   "%r_V_226 = add i10 %zext_ln1270_9, i10 %zext_ln1273_251"   --->   Operation 1397 'add' 'r_V_226' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_226, i32 1, i32 9"   --->   Operation 1398 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i9 %mult_V_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1399 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i10 %mult_V_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1400 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1401 [1/1] (0.72ns)   --->   "%r_V_228 = sub i11 %zext_ln1270_10, i11 %zext_ln1273_250"   --->   Operation 1401 'sub' 'r_V_228' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_228, i32 1, i32 10"   --->   Operation 1402 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i10 %trunc_ln818_127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1403 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i6 %data_V_94"   --->   Operation 1404 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i6 %data_V_94"   --->   Operation 1405 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i6 %data_V_94"   --->   Operation 1406 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i6 %data_V_94"   --->   Operation 1407 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%r_V_232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_94, i2 0"   --->   Operation 1408 'bitconcatenate' 'r_V_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i8 %r_V_232"   --->   Operation 1409 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.70ns)   --->   "%r_V_229 = sub i9 %zext_ln1273_255, i9 %zext_ln1273_257"   --->   Operation 1410 'sub' 'r_V_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_229, i32 1, i32 8"   --->   Operation 1411 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i8 %trunc_ln818_128"   --->   Operation 1412 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [1/1] (0.70ns)   --->   "%r_V_230 = add i9 %zext_ln1273_257, i9 %zext_ln1273_255"   --->   Operation 1413 'add' 'r_V_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_230, i32 1, i32 8"   --->   Operation 1414 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln818_38 = zext i8 %mult_V_112"   --->   Operation 1415 'zext' 'zext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_94, i4 0"   --->   Operation 1416 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i10 %shl_ln1273_88"   --->   Operation 1417 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.72ns)   --->   "%sub_ln1273_133 = sub i11 0, i11 %zext_ln1273_258"   --->   Operation 1418 'sub' 'sub_ln1273_133' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i11 %sub_ln1273_133"   --->   Operation 1419 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.73ns)   --->   "%r_V_231 = sub i12 %sext_ln1273_24, i12 %zext_ln1273_40"   --->   Operation 1420 'sub' 'r_V_231' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_231, i32 1, i32 11"   --->   Operation 1421 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns)   --->   "%mult_V_175 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_94, i1 0"   --->   Operation 1422 'bitconcatenate' 'mult_V_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i7 %mult_V_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1423 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (1.23ns)   --->   "%r_V_233 = mul i11 %zext_ln1273_254, i11 2037"   --->   Operation 1424 'mul' 'r_V_233' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_233, i32 1, i32 10"   --->   Operation 1425 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i10 %trunc_ln818_129"   --->   Operation 1426 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i7 %mult_V_175"   --->   Operation 1427 'zext' 'zext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (1.23ns)   --->   "%r_V_235 = mul i11 %zext_ln1273_254, i11 2035"   --->   Operation 1428 'mul' 'r_V_235' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_235, i32 1, i32 10"   --->   Operation 1429 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i10 %trunc_ln818_130"   --->   Operation 1430 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_94, i3 0"   --->   Operation 1431 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i9 %shl_ln1273_89"   --->   Operation 1432 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1433 [1/1] (0.71ns)   --->   "%r_V_236 = add i10 %zext_ln1273_259, i10 %zext_ln1270_11"   --->   Operation 1433 'add' 'r_V_236' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_236, i32 1, i32 9"   --->   Operation 1434 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i9 %mult_V_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1435 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i6 %data_V_95"   --->   Operation 1436 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i6 %data_V_95"   --->   Operation 1437 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i6 %data_V_95"   --->   Operation 1438 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i11 %mult_V_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1439 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%r_V_357 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_95, i2 0"   --->   Operation 1440 'bitconcatenate' 'r_V_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln1270_12 = zext i8 %r_V_357"   --->   Operation 1441 'zext' 'zext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln1270_13 = zext i8 %r_V_357"   --->   Operation 1442 'zext' 'zext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%mult_V_118 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_95, i1 0"   --->   Operation 1443 'bitconcatenate' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i7 %mult_V_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1444 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i7 %mult_V_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1445 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1446 [1/1] (0.00ns)   --->   "%r_V_244 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_95, i3 0"   --->   Operation 1446 'bitconcatenate' 'r_V_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i9 %r_V_244"   --->   Operation 1447 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.71ns)   --->   "%r_V_239 = add i10 %zext_ln1273_263, i10 %zext_ln1273_261"   --->   Operation 1448 'add' 'r_V_239' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_239, i32 1, i32 9"   --->   Operation 1449 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln818_39 = zext i9 %mult_V_119"   --->   Operation 1450 'zext' 'zext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i7 %mult_V_118"   --->   Operation 1451 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i7 %mult_V_118"   --->   Operation 1452 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1453 [1/1] (0.71ns)   --->   "%r_V_240 = sub i10 %zext_ln1273_263, i10 %zext_ln1273_265"   --->   Operation 1453 'sub' 'r_V_240' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_240, i32 1, i32 9"   --->   Operation 1454 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i9 %trunc_ln818_131"   --->   Operation 1455 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i11 %sext_ln1273_118"   --->   Operation 1456 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i11 %sext_ln1273_118"   --->   Operation 1457 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_95, i4 0"   --->   Operation 1458 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i10 %shl_ln1273_90"   --->   Operation 1459 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.72ns)   --->   "%r_V_241 = add i11 %zext_ln1273_268, i11 %zext_ln1273_264"   --->   Operation 1460 'add' 'r_V_241' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_241, i32 1, i32 10"   --->   Operation 1461 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i10 %mult_V_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1462 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (1.23ns)   --->   "%r_V_242 = mul i11 %zext_ln1273_260, i11 2037"   --->   Operation 1463 'mul' 'r_V_242' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_242, i32 1, i32 10"   --->   Operation 1464 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i10 %trunc_ln818_132"   --->   Operation 1465 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [1/1] (0.70ns)   --->   "%r_V_243 = add i9 %zext_ln1270_13, i9 %zext_ln1273_262"   --->   Operation 1466 'add' 'r_V_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_243, i32 1, i32 8"   --->   Operation 1467 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i8 %mult_V_121" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1468 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i8 %r_V_357" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1469 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/1] (0.70ns)   --->   "%r_V_245 = sub i9 %zext_ln1270_13, i9 %zext_ln1273_262"   --->   Operation 1470 'sub' 'r_V_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_245, i32 1, i32 8"   --->   Operation 1471 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i8 %trunc_ln818_133"   --->   Operation 1472 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i11 %sext_ln1273_120"   --->   Operation 1473 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1474 [1/1] (0.72ns)   --->   "%r_V_246 = sub i11 %zext_ln1273_268, i11 %zext_ln1270_12"   --->   Operation 1474 'sub' 'r_V_246' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_246, i32 1, i32 10"   --->   Operation 1475 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i10 %trunc_ln818_134" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1476 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i11 %sext_ln70_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1477 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i6 %data_V_96"   --->   Operation 1478 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i6 %data_V_96"   --->   Operation 1479 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%r_V_358 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_96, i2 0"   --->   Operation 1480 'bitconcatenate' 'r_V_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln1270_14 = zext i8 %r_V_358"   --->   Operation 1481 'zext' 'zext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_123 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_96, i1 0"   --->   Operation 1482 'bitconcatenate' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i7 %mult_V_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1483 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.70ns)   --->   "%r_V_248 = add i9 %zext_ln1270_14, i9 %zext_ln1273_271"   --->   Operation 1484 'add' 'r_V_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_248, i32 1, i32 8"   --->   Operation 1485 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln818_40 = zext i8 %mult_V_124"   --->   Operation 1486 'zext' 'zext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (1.23ns)   --->   "%r_V_249 = mul i11 %zext_ln1273_270, i11 21"   --->   Operation 1487 'mul' 'r_V_249' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_125 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_249, i32 1, i32 10"   --->   Operation 1488 'partselect' 'mult_V_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i10 %mult_V_125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1489 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i8 %r_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1490 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i6 %data_V_97"   --->   Operation 1491 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i6 %data_V_97"   --->   Operation 1492 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%r_V_359 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_97, i2 0"   --->   Operation 1493 'bitconcatenate' 'r_V_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i8 %r_V_359"   --->   Operation 1494 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.70ns)   --->   "%sub_ln1273_138 = sub i9 0, i9 %zext_ln1273_275"   --->   Operation 1495 'sub' 'sub_ln1273_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i9 %sub_ln1273_138"   --->   Operation 1496 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.71ns)   --->   "%r_V_250 = sub i10 %sext_ln1273_25, i10 %zext_ln1273_274"   --->   Operation 1497 'sub' 'r_V_250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_250, i32 1, i32 9"   --->   Operation 1498 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i9 %trunc_ln818_135"   --->   Operation 1499 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i8 %r_V_359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1500 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (0.70ns)   --->   "%r_V_252 = sub i7 0, i7 %zext_ln1273_273"   --->   Operation 1501 'sub' 'r_V_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_252, i32 1, i32 6"   --->   Operation 1502 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i6 %trunc_ln818_136"   --->   Operation 1503 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_97, i1 0"   --->   Operation 1504 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i7 %shl_ln1273_91"   --->   Operation 1505 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (0.70ns)   --->   "%r_V_253 = sub i8 0, i8 %zext_ln1273_276"   --->   Operation 1506 'sub' 'r_V_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_253, i32 1, i32 7"   --->   Operation 1507 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i7 %trunc_ln818_137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1508 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln1273_44 = zext i6 %data_V_98"   --->   Operation 1509 'zext' 'zext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i6 %data_V_98"   --->   Operation 1510 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i6 %data_V_98"   --->   Operation 1511 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_98, i4 0"   --->   Operation 1512 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i10 %shl_ln1273_92"   --->   Operation 1513 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.72ns)   --->   "%r_V_259 = sub i11 0, i11 %zext_ln1273_280"   --->   Operation 1514 'sub' 'r_V_259' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i11 %r_V_259"   --->   Operation 1515 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.73ns)   --->   "%r_V_255 = sub i12 %sext_ln1273_26, i12 %zext_ln1273_44"   --->   Operation 1516 'sub' 'r_V_255' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_255, i32 1, i32 11"   --->   Operation 1517 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_98, i3 0"   --->   Operation 1518 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i9 %shl_ln1273_93"   --->   Operation 1519 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_98, i1 0"   --->   Operation 1520 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i7 %shl_ln1273_94"   --->   Operation 1521 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (0.71ns)   --->   "%r_V_256 = add i10 %zext_ln1273_281, i10 %zext_ln1273_282"   --->   Operation 1522 'add' 'r_V_256' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_256, i32 1, i32 9"   --->   Operation 1523 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln818_41 = zext i9 %mult_V_131"   --->   Operation 1524 'zext' 'zext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i9 %mult_V_131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1525 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1526 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_98, i2 0"   --->   Operation 1526 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i8 %shl_ln1273_95"   --->   Operation 1527 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i8 %shl_ln1273_95"   --->   Operation 1528 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i8 %shl_ln1273_95"   --->   Operation 1529 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.70ns)   --->   "%r_V_257 = sub i9 %zext_ln1273_285, i9 %zext_ln1273_278"   --->   Operation 1530 'sub' 'r_V_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_257, i32 1, i32 8"   --->   Operation 1531 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i8 %trunc_ln818_138"   --->   Operation 1532 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i11 %sext_ln1273_122"   --->   Operation 1533 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.72ns)   --->   "%r_V_258 = sub i11 %zext_ln1273_284, i11 %zext_ln1273_280"   --->   Operation 1534 'sub' 'r_V_258' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_258, i32 1, i32 10"   --->   Operation 1535 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i10 %trunc_ln818_139"   --->   Operation 1536 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_259, i32 1, i32 10"   --->   Operation 1537 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i10 %trunc_ln818_140"   --->   Operation 1538 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (1.23ns)   --->   "%r_V_260 = mul i11 %zext_ln1273_277, i11 2037"   --->   Operation 1539 'mul' 'r_V_260' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_260, i32 1, i32 10"   --->   Operation 1540 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i10 %trunc_ln818_141"   --->   Operation 1541 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln1273_96 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_98, i5 0"   --->   Operation 1542 'bitconcatenate' 'shl_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i11 %shl_ln1273_96"   --->   Operation 1543 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.73ns)   --->   "%r_V_261 = sub i12 %zext_ln1273_287, i12 %zext_ln1273_283"   --->   Operation 1544 'sub' 'r_V_261' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_261, i32 1, i32 11"   --->   Operation 1545 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln818_42 = zext i11 %mult_V_132"   --->   Operation 1546 'zext' 'zext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i6 %data_V_99"   --->   Operation 1547 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i6 %data_V_99"   --->   Operation 1548 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i6 %data_V_99"   --->   Operation 1549 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (0.00ns)   --->   "%r_V_360 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_99, i1 0"   --->   Operation 1550 'bitconcatenate' 'r_V_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln1270_15 = zext i7 %r_V_360"   --->   Operation 1551 'zext' 'zext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1270_16 = zext i7 %r_V_360"   --->   Operation 1552 'zext' 'zext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.70ns)   --->   "%r_V_263 = sub i8 0, i8 %zext_ln1270_16"   --->   Operation 1553 'sub' 'r_V_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln818_142 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_263, i32 1, i32 7"   --->   Operation 1554 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i7 %trunc_ln818_142"   --->   Operation 1555 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i7 %trunc_ln818_142"   --->   Operation 1556 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%shl_ln1273_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_99, i3 0"   --->   Operation 1557 'bitconcatenate' 'shl_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i9 %shl_ln1273_97"   --->   Operation 1558 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.71ns)   --->   "%r_V_265 = sub i10 %zext_ln1273_292, i10 %zext_ln1270_15"   --->   Operation 1559 'sub' 'r_V_265' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln818_144 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_265, i32 1, i32 9"   --->   Operation 1560 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.71ns)   --->   "%r_V_266 = add i10 %zext_ln1273_292, i10 %zext_ln1270_15"   --->   Operation 1561 'add' 'r_V_266' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_266, i32 1, i32 9"   --->   Operation 1562 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln818_43 = zext i9 %mult_V_134"   --->   Operation 1563 'zext' 'zext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns)   --->   "%r_V_267 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_99, i2 0"   --->   Operation 1564 'bitconcatenate' 'r_V_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln1270_17 = zext i8 %r_V_267"   --->   Operation 1565 'zext' 'zext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i7 %r_V_360" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1566 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (0.70ns)   --->   "%sub_ln1273_150 = sub i9 0, i9 %zext_ln1270_17"   --->   Operation 1567 'sub' 'sub_ln1273_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i9 %sub_ln1273_150"   --->   Operation 1568 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (0.71ns)   --->   "%r_V_268 = sub i10 %sext_ln1273_27, i10 %zext_ln1273_288"   --->   Operation 1569 'sub' 'r_V_268' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln818_145 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_268, i32 1, i32 9"   --->   Operation 1570 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i9 %trunc_ln818_145"   --->   Operation 1571 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.71ns)   --->   "%r_V_269 = sub i10 %zext_ln1273_292, i10 %zext_ln1273_288"   --->   Operation 1572 'sub' 'r_V_269' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln818_146 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_269, i32 1, i32 9"   --->   Operation 1573 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i9 %trunc_ln818_146"   --->   Operation 1574 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i11 %sext_ln1273_130"   --->   Operation 1575 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.70ns)   --->   "%r_V_270 = sub i9 %zext_ln1273_291, i9 %zext_ln1270_17"   --->   Operation 1576 'sub' 'r_V_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln818_147 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_270, i32 1, i32 8"   --->   Operation 1577 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i8 %trunc_ln818_147"   --->   Operation 1578 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1579 [1/1] (0.70ns)   --->   "%r_V_271 = sub i9 %zext_ln1270_17, i9 %zext_ln1273_291"   --->   Operation 1579 'sub' 'r_V_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln818_148 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_271, i32 1, i32 8"   --->   Operation 1580 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i8 %trunc_ln818_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1581 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i11 %sext_ln70_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1582 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i6 %data_V_100"   --->   Operation 1583 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i6 %data_V_100"   --->   Operation 1584 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (1.23ns)   --->   "%r_V_272 = mul i10 %zext_ln1273_297, i10 13"   --->   Operation 1585 'mul' 'r_V_272' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_272, i32 1, i32 9"   --->   Operation 1586 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1587 [1/1] (0.00ns)   --->   "%shl_ln1273_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_100, i3 0"   --->   Operation 1587 'bitconcatenate' 'shl_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i9 %shl_ln1273_98"   --->   Operation 1588 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.71ns)   --->   "%r_V_273 = add i10 %zext_ln1273_298, i10 %zext_ln1273_297"   --->   Operation 1589 'add' 'r_V_273' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_273, i32 1, i32 9"   --->   Operation 1590 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln818_44 = zext i9 %mult_V_137"   --->   Operation 1591 'zext' 'zext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i6 %trunc_ln818_149"   --->   Operation 1592 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i6 %trunc_ln818_149"   --->   Operation 1593 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (1.23ns)   --->   "%r_V_275 = mul i11 %zext_ln1273_295, i11 2037"   --->   Operation 1594 'mul' 'r_V_275' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln818_150 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_275, i32 1, i32 10"   --->   Operation 1595 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i10 %trunc_ln818_150"   --->   Operation 1596 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i7 %trunc_ln818_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1597 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i6 %data_V_101"   --->   Operation 1598 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i6 %data_V_101"   --->   Operation 1599 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i8 %trunc_ln818_152"   --->   Operation 1600 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i11 %sext_ln1273_135"   --->   Operation 1601 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i8 %trunc_ln818_153"   --->   Operation 1602 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i8 %trunc_ln818_153"   --->   Operation 1603 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%shl_ln1273_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_101, i3 0"   --->   Operation 1604 'bitconcatenate' 'shl_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i9 %shl_ln1273_101"   --->   Operation 1605 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i7 %r_V_280"   --->   Operation 1606 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1607 [1/1] (0.71ns)   --->   "%r_V_279 = sub i10 %zext_ln1273_305, i10 %zext_ln1273_307"   --->   Operation 1607 'sub' 'r_V_279' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln818_154 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_279, i32 1, i32 9"   --->   Operation 1608 'partselect' 'trunc_ln818_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i9 %trunc_ln818_154"   --->   Operation 1609 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1270_28 = zext i11 %sext_ln1270_13"   --->   Operation 1610 'zext' 'zext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (1.23ns)   --->   "%r_V_282 = mul i10 %zext_ln1273_300, i10 13"   --->   Operation 1611 'mul' 'r_V_282' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_282, i32 1, i32 9"   --->   Operation 1612 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln818_45 = zext i9 %mult_V_139"   --->   Operation 1613 'zext' 'zext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i7 %trunc_ln818_155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1614 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln1273_48 = zext i6 %data_V_102"   --->   Operation 1615 'zext' 'zext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i6 %data_V_102"   --->   Operation 1616 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i6 %data_V_102"   --->   Operation 1617 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1618 [1/1] (1.23ns)   --->   "%r_V_284 = mul i12 %zext_ln1273_48, i12 4071"   --->   Operation 1618 'mul' 'r_V_284' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_284, i32 1, i32 11"   --->   Operation 1619 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i11 %mult_V_140" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1620 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns)   --->   "%shl_ln1273_102 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_102, i5 0"   --->   Operation 1621 'bitconcatenate' 'shl_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i11 %shl_ln1273_102"   --->   Operation 1622 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1623 [1/1] (0.73ns)   --->   "%r_V_285 = sub i12 0, i12 %zext_ln1273_311"   --->   Operation 1623 'sub' 'r_V_285' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.00ns)   --->   "%mult_V_141 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_285, i32 1, i32 11"   --->   Operation 1624 'partselect' 'mult_V_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i11 %mult_V_141" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1625 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [1/1] (0.00ns)   --->   "%shl_ln1273_103 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_102, i3 0"   --->   Operation 1626 'bitconcatenate' 'shl_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i9 %shl_ln1273_103"   --->   Operation 1627 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.71ns)   --->   "%r_V_287 = add i10 %zext_ln1273_312, i10 %zext_ln1273_308"   --->   Operation 1628 'add' 'r_V_287' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1629 [1/1] (0.00ns)   --->   "%mult_V_143 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_287, i32 1, i32 9"   --->   Operation 1629 'partselect' 'mult_V_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln818_46 = zext i9 %mult_V_143"   --->   Operation 1630 'zext' 'zext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.71ns)   --->   "%r_V_288 = sub i10 %zext_ln1273_312, i10 %zext_ln1273_308"   --->   Operation 1631 'sub' 'r_V_288' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln818_157 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_288, i32 1, i32 9"   --->   Operation 1632 'partselect' 'trunc_ln818_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i9 %trunc_ln818_157"   --->   Operation 1633 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i11 %sext_ln1273_138"   --->   Operation 1634 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i11 %sext_ln1273_138"   --->   Operation 1635 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns)   --->   "%r_V_289 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_102, i1 0"   --->   Operation 1636 'bitconcatenate' 'r_V_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln1270_18 = zext i7 %r_V_289"   --->   Operation 1637 'zext' 'zext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln1270_19 = zext i7 %r_V_289"   --->   Operation 1638 'zext' 'zext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln1270_20 = zext i7 %r_V_289"   --->   Operation 1639 'zext' 'zext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (0.00ns)   --->   "%shl_ln1273_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_102, i4 0"   --->   Operation 1640 'bitconcatenate' 'shl_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i10 %shl_ln1273_104"   --->   Operation 1641 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%shl_ln1273_105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_102, i2 0"   --->   Operation 1642 'bitconcatenate' 'shl_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i8 %shl_ln1273_105"   --->   Operation 1643 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.72ns)   --->   "%r_V_290 = sub i11 %zext_ln1273_315, i11 %zext_ln1273_316"   --->   Operation 1644 'sub' 'r_V_290' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%trunc_ln818_158 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_290, i32 1, i32 10"   --->   Operation 1645 'partselect' 'trunc_ln818_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i10 %trunc_ln818_158" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1646 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i11 %sext_ln17_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1647 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (1.23ns)   --->   "%r_V_291 = mul i12 %zext_ln1273_48, i12 4077"   --->   Operation 1648 'mul' 'r_V_291' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1649 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_291, i32 1, i32 11"   --->   Operation 1649 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1650 [1/1] (0.70ns)   --->   "%r_V_292 = sub i8 0, i8 %zext_ln1270_20"   --->   Operation 1650 'sub' 'r_V_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln818_159 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_292, i32 1, i32 7"   --->   Operation 1651 'partselect' 'trunc_ln818_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i7 %trunc_ln818_159"   --->   Operation 1652 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.72ns)   --->   "%sub_ln1273_164 = sub i11 0, i11 %zext_ln1273_315"   --->   Operation 1653 'sub' 'sub_ln1273_164' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i11 %sub_ln1273_164"   --->   Operation 1654 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1655 [1/1] (0.73ns)   --->   "%r_V_293 = sub i12 %sext_ln1273_28, i12 %zext_ln1270_18"   --->   Operation 1655 'sub' 'r_V_293' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_293, i32 1, i32 11"   --->   Operation 1656 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i11 %mult_V_146" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1657 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (1.23ns)   --->   "%r_V_294 = mul i10 %zext_ln1273_308, i10 13"   --->   Operation 1658 'mul' 'r_V_294' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_294, i32 1, i32 9"   --->   Operation 1659 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln818_47 = zext i9 %mult_V_147"   --->   Operation 1660 'zext' 'zext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.71ns)   --->   "%r_V_295 = sub i10 %zext_ln1273_312, i10 %zext_ln1270_19"   --->   Operation 1661 'sub' 'r_V_295' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln818_160 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_295, i32 1, i32 9"   --->   Operation 1662 'partselect' 'trunc_ln818_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i6 %data_V_103"   --->   Operation 1663 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.00ns)   --->   "%shl_ln1273_106 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_103, i1 0"   --->   Operation 1664 'bitconcatenate' 'shl_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i7 %shl_ln1273_106"   --->   Operation 1665 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.70ns)   --->   "%r_V_296 = sub i8 0, i8 %zext_ln1273_318"   --->   Operation 1666 'sub' 'r_V_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln818_161 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_296, i32 1, i32 7"   --->   Operation 1667 'partselect' 'trunc_ln818_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i7 %trunc_ln818_161"   --->   Operation 1668 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (0.70ns)   --->   "%r_V_297 = sub i7 0, i7 %zext_ln1273_317"   --->   Operation 1669 'sub' 'r_V_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln818_162 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_297, i32 1, i32 6"   --->   Operation 1670 'partselect' 'trunc_ln818_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i6 %trunc_ln818_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1671 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i6 %data_V_104"   --->   Operation 1672 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i6 %data_V_104"   --->   Operation 1673 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i6 %data_V_104"   --->   Operation 1674 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln1273_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_104, i4 0"   --->   Operation 1675 'bitconcatenate' 'shl_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i10 %shl_ln1273_107"   --->   Operation 1676 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.72ns)   --->   "%r_V_298 = sub i11 %zext_ln1273_322, i11 %zext_ln1273_320"   --->   Operation 1677 'sub' 'r_V_298' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln818_163 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_298, i32 1, i32 10"   --->   Operation 1678 'partselect' 'trunc_ln818_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i10 %trunc_ln818_163"   --->   Operation 1679 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i11 %sext_ln1273_141"   --->   Operation 1680 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns)   --->   "%shl_ln1273_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_104, i3 0"   --->   Operation 1681 'bitconcatenate' 'shl_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i9 %shl_ln1273_108"   --->   Operation 1682 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.71ns)   --->   "%r_V_299 = sub i10 0, i10 %zext_ln1273_324"   --->   Operation 1683 'sub' 'r_V_299' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln818_164 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_299, i32 1, i32 9"   --->   Operation 1684 'partselect' 'trunc_ln818_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i9 %trunc_ln818_164"   --->   Operation 1685 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln1273_109 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_104, i1 0"   --->   Operation 1686 'bitconcatenate' 'shl_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i7 %shl_ln1273_109"   --->   Operation 1687 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.71ns)   --->   "%r_V_300 = sub i10 %zext_ln1273_325, i10 %zext_ln1273_324"   --->   Operation 1688 'sub' 'r_V_300' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.00ns)   --->   "%trunc_ln818_165 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_300, i32 1, i32 9"   --->   Operation 1689 'partselect' 'trunc_ln818_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i9 %trunc_ln818_165"   --->   Operation 1690 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1691 [1/1] (0.00ns)   --->   "%shl_ln1273_110 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_104, i2 0"   --->   Operation 1691 'bitconcatenate' 'shl_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i8 %shl_ln1273_110"   --->   Operation 1692 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.70ns)   --->   "%r_V_301 = sub i9 %zext_ln1273_326, i9 %zext_ln1273_319"   --->   Operation 1693 'sub' 'r_V_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln818_166 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_301, i32 1, i32 8"   --->   Operation 1694 'partselect' 'trunc_ln818_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i8 %trunc_ln818_166"   --->   Operation 1695 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i11 %sext_ln1273_144"   --->   Operation 1696 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.71ns)   --->   "%r_V_302 = sub i10 %zext_ln1273_324, i10 %zext_ln1273_321"   --->   Operation 1697 'sub' 'r_V_302' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln818_167 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_302, i32 1, i32 9"   --->   Operation 1698 'partselect' 'trunc_ln818_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i9 %trunc_ln818_167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1699 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i11 %sext_ln70_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1700 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns)   --->   "%shl_ln1273_111 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_105, i3 0"   --->   Operation 1701 'bitconcatenate' 'shl_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i9 %shl_ln1273_111"   --->   Operation 1702 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i9 %shl_ln1273_111"   --->   Operation 1703 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1704 [1/1] (0.71ns)   --->   "%r_V_303 = sub i10 0, i10 %zext_ln1273_329"   --->   Operation 1704 'sub' 'r_V_303' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln818_168 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_303, i32 1, i32 9"   --->   Operation 1705 'partselect' 'trunc_ln818_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i9 %trunc_ln818_168"   --->   Operation 1706 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1707 [1/1] (0.00ns)   --->   "%r_V_304 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_105, i1 0"   --->   Operation 1707 'bitconcatenate' 'r_V_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln1270_21 = zext i7 %r_V_304"   --->   Operation 1708 'zext' 'zext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln1270_22 = zext i7 %r_V_304"   --->   Operation 1709 'zext' 'zext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i6 %data_V_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1710 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln1273_112 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_105, i4 0"   --->   Operation 1711 'bitconcatenate' 'shl_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i10 %shl_ln1273_112"   --->   Operation 1712 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/1] (0.72ns)   --->   "%r_V_305 = sub i11 %zext_ln1273_330, i11 %zext_ln1270_22"   --->   Operation 1713 'sub' 'r_V_305' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.00ns)   --->   "%trunc_ln818_169 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_305, i32 1, i32 10"   --->   Operation 1714 'partselect' 'trunc_ln818_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i10 %trunc_ln818_169"   --->   Operation 1715 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i11 %sext_ln1273_146"   --->   Operation 1716 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.00ns)   --->   "%shl_ln1273_113 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_105, i5 0"   --->   Operation 1717 'bitconcatenate' 'shl_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i11 %shl_ln1273_113"   --->   Operation 1718 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (0.73ns)   --->   "%r_V_306 = sub i12 %zext_ln1273_332, i12 %zext_ln1273_328"   --->   Operation 1719 'sub' 'r_V_306' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_306, i32 1, i32 11"   --->   Operation 1720 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.71ns)   --->   "%r_V_307 = sub i10 %zext_ln1270_21, i10 %zext_ln1273_329"   --->   Operation 1721 'sub' 'r_V_307' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns)   --->   "%trunc_ln818_170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_307, i32 1, i32 9"   --->   Operation 1722 'partselect' 'trunc_ln818_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i9 %trunc_ln818_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1723 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln1273_52 = zext i6 %data_V_106"   --->   Operation 1724 'zext' 'zext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i6 %data_V_106"   --->   Operation 1725 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i8 %r_V_309"   --->   Operation 1726 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i8 %r_V_309"   --->   Operation 1727 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln818_48 = zext i8 %mult_V_150"   --->   Operation 1728 'zext' 'zext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i8 %mult_V_150" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1729 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.70ns)   --->   "%r_V_310 = sub i7 0, i7 %zext_ln1273_333"   --->   Operation 1730 'sub' 'r_V_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln818_171 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_310, i32 1, i32 6"   --->   Operation 1731 'partselect' 'trunc_ln818_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i6 %trunc_ln818_171" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1732 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i6 %trunc_ln818_171"   --->   Operation 1733 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (1.23ns)   --->   "%r_V_311 = mul i12 %zext_ln1273_52, i12 4071"   --->   Operation 1734 'mul' 'r_V_311' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%mult_V_152 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_311, i32 1, i32 11"   --->   Operation 1735 'partselect' 'mult_V_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i11 %mult_V_152" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1736 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns)   --->   "%shl_ln1273_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_106, i4 0"   --->   Operation 1737 'bitconcatenate' 'shl_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%zext_ln1273_338 = zext i10 %shl_ln1273_114"   --->   Operation 1738 'zext' 'zext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (0.72ns)   --->   "%sub_ln1273_179 = sub i11 0, i11 %zext_ln1273_338"   --->   Operation 1739 'sub' 'sub_ln1273_179' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i11 %sub_ln1273_179"   --->   Operation 1740 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.73ns)   --->   "%r_V_312 = sub i12 %sext_ln1273_29, i12 %zext_ln1273_52"   --->   Operation 1741 'sub' 'r_V_312' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns)   --->   "%mult_V_153 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_312, i32 1, i32 11"   --->   Operation 1742 'partselect' 'mult_V_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i11 %mult_V_153" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1743 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.72ns)   --->   "%r_V_313 = sub i11 %zext_ln1273_338, i11 %zext_ln1273_336"   --->   Operation 1744 'sub' 'r_V_313' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln818_172 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_313, i32 1, i32 10"   --->   Operation 1745 'partselect' 'trunc_ln818_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i10 %trunc_ln818_172"   --->   Operation 1746 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln1273_339 = zext i11 %sext_ln1273_148"   --->   Operation 1747 'zext' 'zext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%shl_ln1273_115 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_106, i3 0"   --->   Operation 1748 'bitconcatenate' 'shl_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln1273_340 = zext i9 %shl_ln1273_115"   --->   Operation 1749 'zext' 'zext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.71ns)   --->   "%r_V_314 = sub i10 0, i10 %zext_ln1273_340"   --->   Operation 1750 'sub' 'r_V_314' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln818_173 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_314, i32 1, i32 9"   --->   Operation 1751 'partselect' 'trunc_ln818_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i9 %trunc_ln818_173"   --->   Operation 1752 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln1273_116 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_V_106, i5 0"   --->   Operation 1753 'bitconcatenate' 'shl_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1273_341 = zext i11 %shl_ln1273_116"   --->   Operation 1754 'zext' 'zext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.73ns)   --->   "%r_V_315 = sub i12 %zext_ln1273_341, i12 %zext_ln1273_335"   --->   Operation 1755 'sub' 'r_V_315' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_315, i32 1, i32 11"   --->   Operation 1756 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln818_49 = zext i11 %mult_V_154"   --->   Operation 1757 'zext' 'zext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln1273_117 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln43_1, i3 0"   --->   Operation 1758 'bitconcatenate' 'shl_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln1273_342 = zext i9 %shl_ln1273_117"   --->   Operation 1759 'zext' 'zext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_155 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln43_1, i1 0"   --->   Operation 1760 'bitconcatenate' 'mult_V_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln1273_343 = zext i7 %mult_V_155"   --->   Operation 1761 'zext' 'zext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln1273_344 = zext i7 %mult_V_155"   --->   Operation 1762 'zext' 'zext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.71ns)   --->   "%r_V_316 = add i10 %zext_ln1273_342, i10 %zext_ln1273_344"   --->   Operation 1763 'add' 'r_V_316' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_316, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1764 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns)   --->   "%r_V_317 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln43_1, i2 0"   --->   Operation 1765 'bitconcatenate' 'r_V_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln1270_23 = zext i8 %r_V_317"   --->   Operation 1766 'zext' 'zext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.71ns)   --->   "%r_V_318 = sub i10 0, i10 %zext_ln1273_342"   --->   Operation 1767 'sub' 'r_V_318' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln818_174 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_318, i32 1, i32 9"   --->   Operation 1768 'partselect' 'trunc_ln818_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i9 %trunc_ln818_174"   --->   Operation 1769 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i5 %mult_V_156" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1770 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.70ns)   --->   "%r_V_319 = sub i9 0, i9 %zext_ln1270_23"   --->   Operation 1771 'sub' 'r_V_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns)   --->   "%trunc_ln818_175 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_319, i32 1, i32 8"   --->   Operation 1772 'partselect' 'trunc_ln818_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i8 %trunc_ln818_175"   --->   Operation 1773 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln1273_118 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln43_1, i4 0"   --->   Operation 1774 'bitconcatenate' 'shl_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln1273_345 = zext i10 %shl_ln1273_118"   --->   Operation 1775 'zext' 'zext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.72ns)   --->   "%r_V_320 = add i11 %zext_ln1273_345, i11 %zext_ln1273_343"   --->   Operation 1776 'add' 'r_V_320' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_320, i32 1, i32 10"   --->   Operation 1777 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln1273_346 = zext i6 %data_V_107"   --->   Operation 1778 'zext' 'zext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1273_347 = zext i6 %data_V_107"   --->   Operation 1779 'zext' 'zext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.00ns)   --->   "%r_V_362 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_107, i3 0"   --->   Operation 1780 'bitconcatenate' 'r_V_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln1273_348 = zext i9 %r_V_362"   --->   Operation 1781 'zext' 'zext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.71ns)   --->   "%r_V_321 = sub i10 %zext_ln1273_346, i10 %zext_ln1273_348"   --->   Operation 1782 'sub' 'r_V_321' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%trunc_ln818_176 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_321, i32 1, i32 9"   --->   Operation 1783 'partselect' 'trunc_ln818_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i9 %trunc_ln818_176"   --->   Operation 1784 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%r_V_361 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_107, i2 0"   --->   Operation 1785 'bitconcatenate' 'r_V_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln1270_24 = zext i8 %r_V_361"   --->   Operation 1786 'zext' 'zext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%mult_V_158 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_107, i1 0"   --->   Operation 1787 'bitconcatenate' 'mult_V_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i7 %mult_V_158" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1788 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.70ns)   --->   "%r_V_322 = sub i9 %zext_ln1270_24, i9 %zext_ln1273_347"   --->   Operation 1789 'sub' 'r_V_322' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln818_177 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_322, i32 1, i32 8"   --->   Operation 1790 'partselect' 'trunc_ln818_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i8 %trunc_ln818_177"   --->   Operation 1791 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln1273_349 = zext i11 %sext_ln1273_152"   --->   Operation 1792 'zext' 'zext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.71ns)   --->   "%sub_ln1273_187 = sub i10 0, i10 %zext_ln1273_348"   --->   Operation 1793 'sub' 'sub_ln1273_187' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i10 %sub_ln1273_187"   --->   Operation 1794 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln1273_350 = zext i7 %mult_V_158"   --->   Operation 1795 'zext' 'zext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.72ns)   --->   "%r_V_323 = sub i11 %sext_ln1273_30, i11 %zext_ln1273_350"   --->   Operation 1796 'sub' 'r_V_323' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln818_178 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_323, i32 1, i32 10"   --->   Operation 1797 'partselect' 'trunc_ln818_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i10 %trunc_ln818_178"   --->   Operation 1798 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1799 [1/1] (0.70ns)   --->   "%r_V_324 = sub i9 %zext_ln1273_347, i9 %zext_ln1270_24"   --->   Operation 1799 'sub' 'r_V_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln818_179 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_324, i32 1, i32 8"   --->   Operation 1800 'partselect' 'trunc_ln818_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i8 %trunc_ln818_179"   --->   Operation 1801 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i8 %r_V_361" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1802 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1803 [1/1] (0.70ns)   --->   "%r_V_326 = sub i9 0, i9 %zext_ln1270_24"   --->   Operation 1803 'sub' 'r_V_326' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln818_180 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_326, i32 1, i32 8"   --->   Operation 1804 'partselect' 'trunc_ln818_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i8 %trunc_ln818_180"   --->   Operation 1805 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln1273_351 = zext i6 %data_V_108"   --->   Operation 1806 'zext' 'zext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln1273_352 = zext i6 %data_V_108"   --->   Operation 1807 'zext' 'zext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.00ns)   --->   "%shl_ln1273_119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_108, i3 0"   --->   Operation 1808 'bitconcatenate' 'shl_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln1273_353 = zext i9 %shl_ln1273_119"   --->   Operation 1809 'zext' 'zext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%zext_ln1273_355 = zext i7 %r_V_328"   --->   Operation 1810 'zext' 'zext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.71ns)   --->   "%r_V_327 = sub i10 %zext_ln1273_355, i10 %zext_ln1273_353"   --->   Operation 1811 'sub' 'r_V_327' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln818_181 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_327, i32 1, i32 9"   --->   Operation 1812 'partselect' 'trunc_ln818_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i9 %trunc_ln818_181"   --->   Operation 1813 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns)   --->   "%zext_ln818_50 = zext i5 %mult_V_161"   --->   Operation 1814 'zext' 'zext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%shl_ln1273_120 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_108, i2 0"   --->   Operation 1815 'bitconcatenate' 'shl_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln1273_356 = zext i8 %shl_ln1273_120"   --->   Operation 1816 'zext' 'zext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.70ns)   --->   "%r_V_329 = sub i9 %zext_ln1273_356, i9 %zext_ln1273_352"   --->   Operation 1817 'sub' 'r_V_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln818_182 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_329, i32 1, i32 8"   --->   Operation 1818 'partselect' 'trunc_ln818_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i7 %trunc_ln818_183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1819 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i7 %trunc_ln818_183" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1820 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln1273_358 = zext i6 %data_V_109"   --->   Operation 1821 'zext' 'zext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns)   --->   "%shl_ln1273_121 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_109, i4 0"   --->   Operation 1822 'bitconcatenate' 'shl_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln1273_359 = zext i10 %shl_ln1273_121"   --->   Operation 1823 'zext' 'zext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%r_V_363 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_109, i2 0"   --->   Operation 1824 'bitconcatenate' 'r_V_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln1273_360 = zext i8 %r_V_363"   --->   Operation 1825 'zext' 'zext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.72ns)   --->   "%r_V_331 = sub i11 %zext_ln1273_359, i11 %zext_ln1273_360"   --->   Operation 1826 'sub' 'r_V_331' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%trunc_ln818_184 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_331, i32 1, i32 10"   --->   Operation 1827 'partselect' 'trunc_ln818_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i10 %trunc_ln818_184"   --->   Operation 1828 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln818_51 = zext i11 %sext_ln818_22"   --->   Operation 1829 'zext' 'zext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i5 %mult_V_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1830 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i8 %r_V_363" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1831 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.72ns)   --->   "%r_V_333 = sub i11 %zext_ln1273_359, i11 %zext_ln1273_358"   --->   Operation 1832 'sub' 'r_V_333' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln818_185 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_333, i32 1, i32 10"   --->   Operation 1833 'partselect' 'trunc_ln818_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (1.23ns)   --->   "%r_V_334 = mul i11 %zext_ln1273_358, i11 2037"   --->   Operation 1834 'mul' 'r_V_334' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns)   --->   "%trunc_ln818_186 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_334, i32 1, i32 10"   --->   Operation 1835 'partselect' 'trunc_ln818_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln70_28 = sext i10 %trunc_ln818_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1836 'sext' 'sext_ln70_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln1273_362 = zext i6 %data_V_110"   --->   Operation 1837 'zext' 'zext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1273_363 = zext i6 %data_V_110"   --->   Operation 1838 'zext' 'zext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%shl_ln1273_122 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_110, i2 0"   --->   Operation 1839 'bitconcatenate' 'shl_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln1273_364 = zext i8 %shl_ln1273_122"   --->   Operation 1840 'zext' 'zext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.70ns)   --->   "%r_V_335 = sub i9 %zext_ln1273_364, i9 %zext_ln1273_363"   --->   Operation 1841 'sub' 'r_V_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln818_187 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_335, i32 1, i32 8"   --->   Operation 1842 'partselect' 'trunc_ln818_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i8 %trunc_ln818_187"   --->   Operation 1843 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln1273_365 = zext i11 %sext_ln1273_156"   --->   Operation 1844 'zext' 'zext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.70ns)   --->   "%r_V_336 = sub i9 %zext_ln1273_363, i9 %zext_ln1273_364"   --->   Operation 1845 'sub' 'r_V_336' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln818_188 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_336, i32 1, i32 8"   --->   Operation 1846 'partselect' 'trunc_ln818_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i8 %trunc_ln818_188" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1847 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln1273_123 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_110, i4 0"   --->   Operation 1848 'bitconcatenate' 'shl_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln1273_366 = zext i10 %shl_ln1273_123"   --->   Operation 1849 'zext' 'zext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%shl_ln1273_124 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_110, i1 0"   --->   Operation 1850 'bitconcatenate' 'shl_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln1273_367 = zext i7 %shl_ln1273_124"   --->   Operation 1851 'zext' 'zext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln1273_368 = zext i7 %shl_ln1273_124"   --->   Operation 1852 'zext' 'zext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (0.72ns)   --->   "%r_V_337 = sub i11 %zext_ln1273_366, i11 %zext_ln1273_368"   --->   Operation 1853 'sub' 'r_V_337' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln818_189 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_337, i32 1, i32 10"   --->   Operation 1854 'partselect' 'trunc_ln818_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i5 %trunc_ln818_190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1855 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.70ns)   --->   "%r_V_338 = sub i8 0, i8 %zext_ln1273_367"   --->   Operation 1856 'sub' 'r_V_338' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln818_191 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_338, i32 1, i32 7"   --->   Operation 1857 'partselect' 'trunc_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i7 %trunc_ln818_191"   --->   Operation 1858 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (1.23ns)   --->   "%r_V_339 = mul i10 %zext_ln1273_362, i10 13"   --->   Operation 1859 'mul' 'r_V_339' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_339, i32 1, i32 9"   --->   Operation 1860 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.70ns)   --->   "%sub_ln1273_198 = sub i9 0, i9 %zext_ln1273_364"   --->   Operation 1861 'sub' 'sub_ln1273_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i9 %sub_ln1273_198"   --->   Operation 1862 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.71ns)   --->   "%r_V_340 = sub i10 %sext_ln1273_31, i10 %zext_ln1273_362"   --->   Operation 1863 'sub' 'r_V_340' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln818_192 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_340, i32 1, i32 9"   --->   Operation 1864 'partselect' 'trunc_ln818_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln70_29 = sext i9 %trunc_ln818_192" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1865 'sext' 'sext_ln70_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i5 %trunc_ln17_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1866 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i5 %trunc_ln17_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1867 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln1273_369 = zext i5 %trunc_ln17_2"   --->   Operation 1868 'zext' 'zext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (0.00ns)   --->   "%zext_ln1273_370 = zext i6 %trunc_ln1273_1"   --->   Operation 1869 'zext' 'zext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln1273_371 = zext i6 %trunc_ln1273_1"   --->   Operation 1870 'zext' 'zext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln1273_372 = zext i6 %trunc_ln1273_1"   --->   Operation 1871 'zext' 'zext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln1273_125 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln1273_1, i3 0"   --->   Operation 1872 'bitconcatenate' 'shl_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln1273_373 = zext i9 %shl_ln1273_125"   --->   Operation 1873 'zext' 'zext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%r_V_343 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln1273_1, i1 0"   --->   Operation 1874 'bitconcatenate' 'r_V_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln1273_374 = zext i7 %r_V_343"   --->   Operation 1875 'zext' 'zext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln1273_375 = zext i7 %r_V_343"   --->   Operation 1876 'zext' 'zext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln1273_376 = zext i7 %r_V_343"   --->   Operation 1877 'zext' 'zext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.71ns)   --->   "%r_V_341 = sub i10 %zext_ln1273_376, i10 %zext_ln1273_373"   --->   Operation 1878 'sub' 'r_V_341' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln818_193 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_341, i32 1, i32 9"   --->   Operation 1879 'partselect' 'trunc_ln818_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i9 %trunc_ln818_193"   --->   Operation 1880 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (1.23ns)   --->   "%r_V_342 = mul i10 %zext_ln1273_370, i10 11"   --->   Operation 1881 'mul' 'r_V_342' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_342, i32 1, i32 9"   --->   Operation 1882 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln818_53 = zext i9 %mult_V_166"   --->   Operation 1883 'zext' 'zext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.70ns)   --->   "%r_V_344 = sub i7 0, i7 %zext_ln1273_371"   --->   Operation 1884 'sub' 'r_V_344' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln818_194 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_344, i32 1, i32 6"   --->   Operation 1885 'partselect' 'trunc_ln818_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i6 %trunc_ln818_194"   --->   Operation 1886 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns)   --->   "%shl_ln1273_126 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1273_1, i2 0"   --->   Operation 1887 'bitconcatenate' 'shl_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln1273_377 = zext i8 %shl_ln1273_126"   --->   Operation 1888 'zext' 'zext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.70ns)   --->   "%r_V_345 = sub i9 %zext_ln1273_372, i9 %zext_ln1273_377"   --->   Operation 1889 'sub' 'r_V_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln818_195 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_345, i32 1, i32 8"   --->   Operation 1890 'partselect' 'trunc_ln818_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i8 %trunc_ln818_195"   --->   Operation 1891 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.71ns)   --->   "%sub_ln1273_202 = sub i10 0, i10 %zext_ln1273_373"   --->   Operation 1892 'sub' 'sub_ln1273_202' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i10 %sub_ln1273_202"   --->   Operation 1893 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.72ns)   --->   "%r_V_346 = sub i11 %sext_ln1273_32, i11 %zext_ln1273_375"   --->   Operation 1894 'sub' 'r_V_346' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "%trunc_ln818_196 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_346, i32 1, i32 10"   --->   Operation 1895 'partselect' 'trunc_ln818_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i10 %trunc_ln818_196"   --->   Operation 1896 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.70ns)   --->   "%r_V_347 = sub i8 0, i8 %zext_ln1273_374"   --->   Operation 1897 'sub' 'r_V_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln818_197 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_347, i32 1, i32 7"   --->   Operation 1898 'partselect' 'trunc_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln70_30 = sext i7 %trunc_ln818_197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1899 'sext' 'sext_ln70_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln1273_378 = zext i6 %trunc_ln1273_5"   --->   Operation 1900 'zext' 'zext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln1273_379 = zext i6 %trunc_ln1273_5"   --->   Operation 1901 'zext' 'zext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln1273_380 = zext i6 %trunc_ln1273_5"   --->   Operation 1902 'zext' 'zext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (1.23ns)   --->   "%r_V_348 = mul i12 %zext_ln1273_378, i12 4073"   --->   Operation 1903 'mul' 'r_V_348' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns)   --->   "%mult_V_167 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_348, i32 1, i32 11"   --->   Operation 1904 'partselect' 'mult_V_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i11 %mult_V_167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1905 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "%shl_ln1273_127 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln1273_5, i5 0"   --->   Operation 1906 'bitconcatenate' 'shl_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln1273_381 = zext i11 %shl_ln1273_127"   --->   Operation 1907 'zext' 'zext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln1273_128 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln1273_5, i3 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln1273_382 = zext i9 %shl_ln1273_128"   --->   Operation 1909 'zext' 'zext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln1273_383 = zext i9 %shl_ln1273_128"   --->   Operation 1910 'zext' 'zext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.73ns)   --->   "%r_V_349 = sub i12 %zext_ln1273_382, i12 %zext_ln1273_381"   --->   Operation 1911 'sub' 'r_V_349' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%mult_V_168 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_349, i32 1, i32 11"   --->   Operation 1912 'partselect' 'mult_V_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i11 %mult_V_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1913 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.71ns)   --->   "%r_V_350 = add i10 %zext_ln1273_383, i10 %zext_ln1273_379"   --->   Operation 1914 'add' 'r_V_350' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%mult_V_169 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_350, i32 1, i32 9"   --->   Operation 1915 'partselect' 'mult_V_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i9 %mult_V_169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1916 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (0.73ns)   --->   "%r_V_351 = sub i12 0, i12 %zext_ln1273_381"   --->   Operation 1917 'sub' 'r_V_351' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_351, i32 1, i32 11"   --->   Operation 1918 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i11 %mult_V_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1919 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.00ns)   --->   "%shl_ln1273_129 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln1273_5, i1 0"   --->   Operation 1920 'bitconcatenate' 'shl_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln1273_384 = zext i7 %shl_ln1273_129"   --->   Operation 1921 'zext' 'zext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.71ns)   --->   "%r_V_352 = add i10 %zext_ln1273_383, i10 %zext_ln1273_384"   --->   Operation 1922 'add' 'r_V_352' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_352, i32 1, i32 9"   --->   Operation 1923 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i9 %mult_V_171" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1924 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1925 [1/1] (1.23ns)   --->   "%r_V_353 = mul i12 %zext_ln1273_378, i12 4077"   --->   Operation 1925 'mul' 'r_V_353' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_353, i32 1, i32 11"   --->   Operation 1926 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.71ns)   --->   "%sub_ln1273_207 = sub i10 0, i10 %zext_ln1273_383"   --->   Operation 1927 'sub' 'sub_ln1273_207' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i10 %sub_ln1273_207"   --->   Operation 1928 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.72ns)   --->   "%r_V_354 = sub i11 %sext_ln1273_33, i11 %zext_ln1273_380"   --->   Operation 1929 'sub' 'r_V_354' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln818_198 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_354, i32 1, i32 10"   --->   Operation 1930 'partselect' 'trunc_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i10 %trunc_ln818_198"   --->   Operation 1931 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln1273_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln1273_5, i4 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln1273_385 = zext i10 %shl_ln1273_130"   --->   Operation 1933 'zext' 'zext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.72ns)   --->   "%sub_ln1273_209 = sub i11 0, i11 %zext_ln1273_385"   --->   Operation 1934 'sub' 'sub_ln1273_209' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i11 %sub_ln1273_209"   --->   Operation 1935 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.73ns)   --->   "%r_V_355 = sub i12 %sext_ln1273_34, i12 %zext_ln1273_378"   --->   Operation 1936 'sub' 'r_V_355' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_355, i32 1, i32 11"   --->   Operation 1937 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln17_43 = sext i11 %mult_V_173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1938 'sext' 'sext_ln17_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln813_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %data_V_75"   --->   Operation 1939 'bitconcatenate' 'zext_ln813_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i8 %zext_ln813_3_cast"   --->   Operation 1940 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_365)   --->   "%or_ln813 = or i10 %sext_ln818_16, i10 384"   --->   Operation 1941 'or' 'or_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_365)   --->   "%sext_ln813_1 = sext i10 %or_ln813"   --->   Operation 1942 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_365)   --->   "%zext_ln813_4 = zext i11 %sext_ln813_1"   --->   Operation 1943 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.71ns)   --->   "%add_ln813 = add i9 %zext_ln1273_199, i9 352"   --->   Operation 1944 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i9 %add_ln813"   --->   Operation 1945 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.73ns)   --->   "%add_ln813_4 = add i12 %zext_ln813_6, i12 %zext_ln818_29"   --->   Operation 1946 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i12 %add_ln813_4"   --->   Operation 1947 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.73ns)   --->   "%add_ln813_5 = add i12 %zext_ln1273_245, i12 %zext_ln17_77"   --->   Operation 1948 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i12 %add_ln813_5"   --->   Operation 1949 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.74ns)   --->   "%res_V_14 = add i13 %zext_ln813_7, i13 %zext_ln813_5"   --->   Operation 1950 'add' 'res_V_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i12 %add_ln813_8"   --->   Operation 1951 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i12 %add_ln813_9"   --->   Operation 1952 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.74ns)   --->   "%add_ln813_10 = add i13 %zext_ln813_15, i13 %zext_ln813_14"   --->   Operation 1953 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i13 %add_ln813_10"   --->   Operation 1954 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %add_ln813_11"   --->   Operation 1955 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.70ns)   --->   "%add_ln813_12 = add i9 %sext_ln813, i9 %sext_ln1273_87"   --->   Operation 1956 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i9 %add_ln813_12"   --->   Operation 1957 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.75ns)   --->   "%add_ln813_13 = add i14 %sext_ln813_2, i14 %zext_ln813_22"   --->   Operation 1958 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.70ns)   --->   "%add_ln813_15 = add i9 %zext_ln17_62, i9 %zext_ln818_38"   --->   Operation 1959 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i9 %add_ln813_15"   --->   Operation 1960 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.71ns)   --->   "%add_ln813_16 = add i10 %zext_ln813_24, i10 %zext_ln818_39"   --->   Operation 1961 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.71ns)   --->   "%add_ln813_18 = add i9 %trunc_ln17_5, i9 32"   --->   Operation 1962 'add' 'add_ln813_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i9 %add_ln813_18"   --->   Operation 1963 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.71ns)   --->   "%add_ln813_19 = add i10 %zext_ln818_46, i10 %zext_ln813_31"   --->   Operation 1964 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i10 %add_ln813_19"   --->   Operation 1965 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.73ns)   --->   "%res_V_5 = add i12 %zext_ln813_33, i12 %zext_ln818_37"   --->   Operation 1966 'add' 'res_V_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln813_39 = zext i13 %add_ln813_28"   --->   Operation 1967 'zext' 'zext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i12 %add_ln813_29"   --->   Operation 1968 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_30 = add i15 %sext_ln813_3, i15 %zext_ln813_39"   --->   Operation 1969 'add' 'add_ln813_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i8 %add_ln813_31"   --->   Operation 1970 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.70ns)   --->   "%add_ln813_32 = add i8 %sext_ln1273_133, i8 %zext_ln17_95"   --->   Operation 1971 'add' 'add_ln813_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i8 %add_ln813_32"   --->   Operation 1972 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1973 [1/1] (0.70ns)   --->   "%add_ln813_33 = add i9 %sext_ln813_6, i9 %sext_ln813_4"   --->   Operation 1973 'add' 'add_ln813_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i9 %add_ln813_33"   --->   Operation 1974 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_11 = add i15 %sext_ln813_7, i15 %add_ln813_30"   --->   Operation 1975 'add' 'res_V_11' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i14 %add_ln813_39"   --->   Operation 1976 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1977 [1/1] (0.73ns)   --->   "%add_ln813_40 = add i12 %zext_ln1273_235, i12 %zext_ln17_75"   --->   Operation 1977 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln813_40 = zext i12 %add_ln813_40"   --->   Operation 1978 'zext' 'zext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.76ns)   --->   "%add_ln813_41 = add i15 %zext_ln813_40, i15 %sext_ln813_11"   --->   Operation 1979 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.72ns)   --->   "%add_ln813_42 = add i11 %sext_ln1273_113, i11 %sext_ln1273_123"   --->   Operation 1980 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.70ns)   --->   "%add_ln813_43 = add i9 %sext_ln1273_131, i9 %sext_ln1273_140"   --->   Operation 1981 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i9 %add_ln813_43"   --->   Operation 1982 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.71ns)   --->   "%add_ln813_44 = add i10 %sext_ln813_13, i10 %zext_ln17_83"   --->   Operation 1983 'add' 'add_ln813_44' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.73ns)   --->   "%add_ln813_47 = add i13 %zext_ln1273_327, i13 %sext_ln17_36"   --->   Operation 1984 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.73ns)   --->   "%add_ln813_49 = add i12 %zext_ln818_24, i12 %zext_ln813_3"   --->   Operation 1985 'add' 'add_ln813_49' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i12 %add_ln813_49"   --->   Operation 1986 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_50 = add i13 %zext_ln813_9, i13 %zext_ln17_39"   --->   Operation 1987 'add' 'add_ln813_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1988 [1/1] (0.73ns)   --->   "%add_ln813_51 = add i12 %zext_ln1273_171, i12 %zext_ln17_50"   --->   Operation 1988 'add' 'add_ln813_51' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln813_41 = zext i12 %add_ln813_51"   --->   Operation 1989 'zext' 'zext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_52 = add i13 %zext_ln813_41, i13 %add_ln813_50"   --->   Operation 1990 'add' 'add_ln813_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1991 [1/1] (0.71ns)   --->   "%add_ln813_54 = add i10 %sext_ln1273_145, i10 %sext_ln1273_151"   --->   Operation 1991 'add' 'add_ln813_54' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i12 %add_ln813_57"   --->   Operation 1992 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_58 = add i13 %zext_ln813_11, i13 %zext_ln17_5"   --->   Operation 1993 'add' 'add_ln813_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln813_43 = zext i9 %add_ln813_59"   --->   Operation 1994 'zext' 'zext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1995 [1/1] (0.73ns)   --->   "%add_ln813_60 = add i12 %zext_ln813_43, i12 %zext_ln1270_26"   --->   Operation 1995 'add' 'add_ln813_60' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln813_44 = zext i12 %add_ln813_60"   --->   Operation 1996 'zext' 'zext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1997 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_61 = add i13 %zext_ln813_44, i13 %add_ln813_58"   --->   Operation 1997 'add' 'add_ln813_61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i13 %add_ln813_61"   --->   Operation 1998 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_62 = add i14 %zext_ln813_12, i14 %zext_ln17_46"   --->   Operation 1999 'add' 'add_ln813_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2000 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_63 = add i14 %add_ln813_62, i14 %zext_ln1273_314"   --->   Operation 2000 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2001 [1/1] (0.73ns)   --->   "%add_ln813_64 = add i13 %zext_ln1273_349, i13 %sext_ln1273_88"   --->   Operation 2001 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_66 = add i10 %zext_ln818_43, i10 %zext_ln17_87"   --->   Operation 2002 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2003 [1/1] (0.70ns)   --->   "%add_ln813_67 = add i8 %zext_ln17_80, i8 %zext_ln17_55"   --->   Operation 2003 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln813_46 = zext i8 %add_ln813_67"   --->   Operation 2004 'zext' 'zext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2005 [1/1] (0.70ns)   --->   "%add_ln813_68 = add i9 %zext_ln813_46, i9 %zext_ln17_73"   --->   Operation 2005 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln813_47 = zext i9 %add_ln813_68"   --->   Operation 2006 'zext' 'zext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_69 = add i10 %zext_ln813_47, i10 %add_ln813_66"   --->   Operation 2007 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i11 %add_ln813_72"   --->   Operation 2008 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i11 %add_ln813_73"   --->   Operation 2009 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_74 = add i12 %sext_ln813_25, i12 %sext_ln813_24"   --->   Operation 2010 'add' 'add_ln813_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln813_50 = zext i7 %add_ln813_75"   --->   Operation 2011 'zext' 'zext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.70ns)   --->   "%add_ln813_76 = add i8 %zext_ln813_50, i8 %zext_ln1273_177"   --->   Operation 2012 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln813_51 = zext i8 %add_ln813_76"   --->   Operation 2013 'zext' 'zext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2014 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_77 = add i12 %zext_ln813_51, i12 %add_ln813_74"   --->   Operation 2014 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i12 %add_ln813_77"   --->   Operation 2015 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.73ns)   --->   "%add_ln813_78 = add i12 %zext_ln1270_28, i12 %zext_ln17_103"   --->   Operation 2016 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln813_52 = zext i12 %add_ln813_78"   --->   Operation 2017 'zext' 'zext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.74ns)   --->   "%res_V_16 = add i13 %zext_ln813_52, i13 %sext_ln813_26"   --->   Operation 2018 'add' 'res_V_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i11 %add_ln813_81"   --->   Operation 2019 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i10 %add_ln813_82"   --->   Operation 2020 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.73ns)   --->   "%add_ln813_83 = add i12 %sext_ln813_28, i12 %sext_ln813_27"   --->   Operation 2021 'add' 'add_ln813_83' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i12 %add_ln813_83"   --->   Operation 2022 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.73ns)   --->   "%add_ln813_84 = add i13 %zext_ln70, i13 %sext_ln1273_77"   --->   Operation 2023 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_85 = add i13 %add_ln813_84, i13 %sext_ln813_29"   --->   Operation 2024 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2025 [1/1] (0.70ns)   --->   "%add_ln813_86 = add i8 %sext_ln70_21, i8 %zext_ln1273_289"   --->   Operation 2025 'add' 'add_ln813_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i8 %add_ln813_86"   --->   Operation 2026 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.70ns)   --->   "%add_ln813_87 = add i10 %sext_ln813_31, i10 %zext_ln17_64"   --->   Operation 2027 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i10 %add_ln813_87"   --->   Operation 2028 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_88 = add i13 %sext_ln813_32, i13 %add_ln813_85"   --->   Operation 2029 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2030 [1/1] (0.71ns)   --->   "%add_ln813_89 = add i10 %zext_ln818_47, i10 %zext_ln1273_348"   --->   Operation 2030 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i13 %add_ln813_93"   --->   Operation 2031 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.75ns)   --->   "%add_ln813_94 = add i14 %sext_ln813_15, i14 %zext_ln17_25"   --->   Operation 2032 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.70ns)   --->   "%add_ln813_95 = add i8 %sext_ln1273_54, i8 %sext_ln1273_79"   --->   Operation 2033 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i8 %add_ln813_95"   --->   Operation 2034 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_96 = add i14 %sext_ln813_36, i14 %add_ln813_94"   --->   Operation 2035 'add' 'add_ln813_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2036 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_97 = add i14 %add_ln813_96, i14 %sext_ln17_20"   --->   Operation 2036 'add' 'add_ln813_97' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2037 [1/1] (0.71ns)   --->   "%add_ln813_98 = add i9 %trunc_ln17_s, i9 %zext_ln818_40"   --->   Operation 2037 'add' 'add_ln813_98' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln813_55 = zext i9 %add_ln813_98"   --->   Operation 2038 'zext' 'zext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.73ns)   --->   "%add_ln813_99 = add i12 %zext_ln813_55, i12 %zext_ln1273_267"   --->   Operation 2039 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.70ns)   --->   "%add_ln813_101 = add i9 %sext_ln1273_100, i9 %sext_ln1273_126"   --->   Operation 2040 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i9 %add_ln813_101"   --->   Operation 2041 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_102 = add i8 %sext_ln1273_147, i8 %zext_ln17_70"   --->   Operation 2042 'add' 'add_ln813_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2043 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_103 = add i8 %add_ln813_102, i8 %sext_ln1273_97"   --->   Operation 2043 'add' 'add_ln813_103' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i8 %add_ln813_103"   --->   Operation 2044 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2045 [1/1] (0.71ns)   --->   "%add_ln813_104 = add i10 %sext_ln813_39, i10 %sext_ln813_38"   --->   Operation 2045 'add' 'add_ln813_104' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i11 %add_ln813_110"   --->   Operation 2046 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.73ns)   --->   "%add_ln813_111 = add i13 %sext_ln813_20, i13 %zext_ln17_17"   --->   Operation 2047 'add' 'add_ln813_111' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i13 %add_ln813_111"   --->   Operation 2048 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (0.75ns)   --->   "%add_ln813_112 = add i14 %sext_ln813_21, i14 %zext_ln17_35"   --->   Operation 2049 'add' 'add_ln813_112' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i10 %add_ln813_113"   --->   Operation 2050 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_114 = add i14 %sext_ln813_41, i14 %add_ln813_112"   --->   Operation 2051 'add' 'add_ln813_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2052 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_115 = add i14 %add_ln813_114, i14 %sext_ln17_12"   --->   Operation 2052 'add' 'add_ln813_115' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2053 [1/1] (0.73ns)   --->   "%add_ln813_116 = add i12 %sext_ln17_15, i12 %sext_ln17_23"   --->   Operation 2053 'add' 'add_ln813_116' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.72ns)   --->   "%add_ln813_118 = add i11 %sext_ln70_9, i11 %sext_ln70_16"   --->   Operation 2054 'add' 'add_ln813_118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.71ns)   --->   "%add_ln813_119 = add i10 %zext_ln818_33, i10 %sext_ln1273_78"   --->   Operation 2055 'add' 'add_ln813_119' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i10 %add_ln813_119"   --->   Operation 2056 'sext' 'sext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/1] (0.72ns)   --->   "%add_ln813_120 = add i11 %sext_ln813_48, i11 %zext_ln17_61"   --->   Operation 2057 'add' 'add_ln813_120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.73ns)   --->   "%add_ln813_123 = add i12 %zext_ln818_42, i12 %zext_ln818_49"   --->   Operation 2058 'add' 'add_ln813_123' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_125 = add i13 %zext_ln70_3, i13 %sext_ln70_28"   --->   Operation 2059 'add' 'add_ln813_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2060 [1/1] (0.70ns)   --->   "%add_ln813_126 = add i8 %sext_ln70_18, i8 %sext_ln70_23"   --->   Operation 2060 'add' 'add_ln813_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i8 %add_ln813_126"   --->   Operation 2061 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2062 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_127 = add i13 %sext_ln813_52, i13 %add_ln813_125"   --->   Operation 2062 'add' 'add_ln813_127' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln813_59 = zext i9 %add_ln813_130"   --->   Operation 2063 'zext' 'zext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.73ns)   --->   "%add_ln813_131 = add i12 %zext_ln813_59, i12 %zext_ln818_8"   --->   Operation 2064 'add' 'add_ln813_131' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i12 %add_ln813_131"   --->   Operation 2065 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i10 %add_ln813_132"   --->   Operation 2066 'sext' 'sext_ln813_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.74ns)   --->   "%add_ln813_133 = add i13 %sext_ln813_55, i13 %zext_ln813_16"   --->   Operation 2067 'add' 'add_ln813_133' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln813_60 = zext i7 %add_ln813_134"   --->   Operation 2068 'zext' 'zext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.70ns)   --->   "%add_ln813_135 = add i9 %zext_ln813_60, i9 %zext_ln818_31"   --->   Operation 2069 'add' 'add_ln813_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln813_61 = zext i9 %add_ln813_135"   --->   Operation 2070 'zext' 'zext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_136 = add i13 %zext_ln813_61, i13 %add_ln813_133"   --->   Operation 2071 'add' 'add_ln813_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2072 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_137 = add i13 %add_ln813_136, i13 %sext_ln818_14"   --->   Operation 2072 'add' 'add_ln813_137' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2073 [1/1] (0.70ns)   --->   "%add_ln813_138 = add i9 %sext_ln1270_14, i9 %zext_ln1273_309"   --->   Operation 2073 'add' 'add_ln813_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i9 %add_ln813_138"   --->   Operation 2074 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.72ns)   --->   "%add_ln813_139 = add i11 %sext_ln813_60, i11 %sext_ln1273_134"   --->   Operation 2075 'add' 'add_ln813_139' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln813_63 = sext i11 %add_ln813_143"   --->   Operation 2076 'sext' 'sext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (0.71ns)   --->   "%add_ln813_144 = add i10 %zext_ln818_15, i10 %zext_ln818_23"   --->   Operation 2077 'add' 'add_ln813_144' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln813_63 = zext i10 %add_ln813_144"   --->   Operation 2078 'zext' 'zext_ln813_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_145 = add i12 %zext_ln813_63, i12 %sext_ln813_63"   --->   Operation 2079 'add' 'add_ln813_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln813_64 = sext i11 %add_ln813_147"   --->   Operation 2080 'sext' 'sext_ln813_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_148 = add i12 %sext_ln813_64, i12 %add_ln813_145"   --->   Operation 2081 'add' 'add_ln813_148' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln813_65 = sext i12 %add_ln813_148"   --->   Operation 2082 'sext' 'sext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.72ns)   --->   "%add_ln813_149 = add i12 %zext_ln17_53, i12 %sext_ln17_17"   --->   Operation 2083 'add' 'add_ln813_149' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i12 %add_ln813_149"   --->   Operation 2084 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.74ns)   --->   "%add_ln813_150 = add i13 %sext_ln813_68, i13 %sext_ln813_65"   --->   Operation 2085 'add' 'add_ln813_150' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.72ns)   --->   "%add_ln813_151 = add i11 %sext_ln1273_104, i11 %zext_ln17_65"   --->   Operation 2086 'add' 'add_ln813_151' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.71ns)   --->   "%add_ln813_152 = add i11 %zext_ln17_90, i11 %sext_ln1273_101"   --->   Operation 2087 'add' 'add_ln813_152' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.70ns)   --->   "%add_ln813_156 = add i8 %sext_ln70_27, i8 %zext_ln17_107"   --->   Operation 2088 'add' 'add_ln813_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i8 %add_ln813_156"   --->   Operation 2089 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (0.70ns)   --->   "%add_ln813_157 = add i9 %sext_ln813_73, i9 %sext_ln1273_139"   --->   Operation 2090 'add' 'add_ln813_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i11 %add_ln813_159"   --->   Operation 2091 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.73ns)   --->   "%add_ln813_160 = add i12 %sext_ln813_76, i12 %sext_ln1273_41"   --->   Operation 2092 'add' 'add_ln813_160' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i12 %add_ln813_160"   --->   Operation 2093 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (0.73ns)   --->   "%add_ln813_161 = add i12 %zext_ln1273_74, i12 %zext_ln1273_151"   --->   Operation 2094 'add' 'add_ln813_161' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln813_65 = zext i12 %add_ln813_161"   --->   Operation 2095 'zext' 'zext_ln813_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.74ns)   --->   "%add_ln813_162 = add i14 %zext_ln813_65, i14 %sext_ln813_30"   --->   Operation 2096 'add' 'add_ln813_162' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.70ns)   --->   "%add_ln813_170 = add i9 %sext_ln1273_154, i9 %sext_ln1273_139"   --->   Operation 2097 'add' 'add_ln813_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln813_79 = sext i9 %add_ln813_170"   --->   Operation 2098 'sext' 'sext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.70ns)   --->   "%add_ln813_171 = add i7 %zext_ln17_49, i7 %zext_ln1273_219"   --->   Operation 2099 'add' 'add_ln813_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln813_68 = zext i7 %add_ln813_171"   --->   Operation 2100 'zext' 'zext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2101 [1/1] (0.71ns)   --->   "%add_ln813_172 = add i10 %zext_ln813_68, i10 %sext_ln813_79"   --->   Operation 2101 'add' 'add_ln813_172' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i13 %add_ln813_177"   --->   Operation 2102 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln813_81 = sext i11 %add_ln813_178"   --->   Operation 2103 'sext' 'sext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_179 = add i14 %sext_ln813_81, i14 %zext_ln813_18"   --->   Operation 2104 'add' 'add_ln813_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln813_82 = sext i8 %add_ln813_181"   --->   Operation 2105 'sext' 'sext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2106 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_182 = add i14 %sext_ln813_82, i14 %add_ln813_179"   --->   Operation 2106 'add' 'add_ln813_182' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i14 %add_ln813_182"   --->   Operation 2107 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.73ns)   --->   "%add_ln813_183 = add i12 %zext_ln70_1, i12 %zext_ln70_2"   --->   Operation 2108 'add' 'add_ln813_183' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln813_71 = zext i12 %add_ln813_183"   --->   Operation 2109 'zext' 'zext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/1] (0.76ns)   --->   "%add_ln813_184 = add i15 %zext_ln813_71, i15 %sext_ln813_33"   --->   Operation 2110 'add' 'add_ln813_184' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.73ns)   --->   "%add_ln813_185 = add i12 %zext_ln1273_269, i12 %zext_ln70_4"   --->   Operation 2111 'add' 'add_ln813_185' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.72ns)   --->   "%add_ln813_186 = add i11 %sext_ln1273_124, i11 %zext_ln17_78"   --->   Operation 2112 'add' 'add_ln813_186' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.71ns)   --->   "%add_ln813_190 = add i10 %sext_ln1273_149, i10 %sext_ln70_29"   --->   Operation 2113 'add' 'add_ln813_190' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln813_89 = sext i13 %add_ln813_196"   --->   Operation 2114 'sext' 'sext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln813_90 = sext i13 %add_ln813_197"   --->   Operation 2115 'sext' 'sext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_198 = add i14 %sext_ln813_90, i14 %sext_ln813_89"   --->   Operation 2116 'add' 'add_ln813_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2117 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_199 = add i14 %add_ln813_198, i14 %zext_ln1273_148"   --->   Operation 2117 'add' 'add_ln813_199' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln813_91 = sext i14 %add_ln813_199"   --->   Operation 2118 'sext' 'sext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln813_92 = sext i11 %add_ln813_200"   --->   Operation 2119 'sext' 'sext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.73ns)   --->   "%add_ln813_201 = add i13 %sext_ln813_92, i13 %zext_ln818_30"   --->   Operation 2120 'add' 'add_ln813_201' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i13 %add_ln813_201"   --->   Operation 2121 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.76ns)   --->   "%add_ln813_202 = add i15 %sext_ln813_93, i15 %sext_ln813_91"   --->   Operation 2122 'add' 'add_ln813_202' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.71ns)   --->   "%add_ln813_203 = add i10 %sext_ln1273_121, i10 %zext_ln17_97"   --->   Operation 2123 'add' 'add_ln813_203' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2124 [1/1] (0.71ns)   --->   "%add_ln813_209 = add i10 %sext_ln818_21, i10 %zext_ln17_110"   --->   Operation 2124 'add' 'add_ln813_209' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln813_102 = sext i11 %add_ln813_214"   --->   Operation 2125 'sext' 'sext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2126 [1/1] (0.73ns)   --->   "%add_ln813_215 = add i13 %sext_ln813_102, i13 %zext_ln17_19"   --->   Operation 2126 'add' 'add_ln813_215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln813_103 = sext i13 %add_ln813_215"   --->   Operation 2127 'sext' 'sext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln813_104 = sext i11 %add_ln813_216"   --->   Operation 2128 'sext' 'sext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.73ns)   --->   "%add_ln813_217 = add i12 %sext_ln813_104, i12 %zext_ln17_43"   --->   Operation 2129 'add' 'add_ln813_217' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln813_105 = sext i12 %add_ln813_217"   --->   Operation 2130 'sext' 'sext_ln813_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.75ns)   --->   "%add_ln813_218 = add i14 %sext_ln813_105, i14 %sext_ln813_103"   --->   Operation 2131 'add' 'add_ln813_218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.73ns)   --->   "%add_ln813_220 = add i12 %sext_ln17_35, i12 %zext_ln17_68"   --->   Operation 2132 'add' 'add_ln813_220' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.70ns)   --->   "%add_ln813_223 = add i10 %zext_ln17_72, i10 %sext_ln1273_137"   --->   Operation 2133 'add' 'add_ln813_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln813_109 = sext i10 %add_ln813_223"   --->   Operation 2134 'sext' 'sext_ln813_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_224 = add i13 %sext_ln813_109, i13 %zext_ln1273_243"   --->   Operation 2135 'add' 'add_ln813_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2136 [1/1] (0.70ns)   --->   "%add_ln813_225 = add i9 %zext_ln17_102, i9 %sext_ln70_26"   --->   Operation 2136 'add' 'add_ln813_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i9 %add_ln813_225"   --->   Operation 2137 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.71ns)   --->   "%add_ln813_226 = add i10 %sext_ln813_110, i10 %zext_ln1273_344"   --->   Operation 2138 'add' 'add_ln813_226' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln813_111 = sext i10 %add_ln813_226"   --->   Operation 2139 'sext' 'sext_ln813_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_227 = add i13 %sext_ln813_111, i13 %add_ln813_224"   --->   Operation 2140 'add' 'add_ln813_227' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2141 [1/1] (0.73ns)   --->   "%add_ln813_229 = add i13 %zext_ln818_51, i13 %sext_ln1273_158"   --->   Operation 2141 'add' 'add_ln813_229' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i10 %add_ln813_233"   --->   Operation 2142 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_234 = add i12 %zext_ln813_20, i12 %sext_ln17_6"   --->   Operation 2143 'add' 'add_ln813_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln813_75 = zext i8 %add_ln813_235"   --->   Operation 2144 'zext' 'zext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_236 = add i12 %zext_ln813_75, i12 %add_ln813_234"   --->   Operation 2145 'add' 'add_ln813_236' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i12 %add_ln813_236"   --->   Operation 2146 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2147 [1/1] (0.74ns)   --->   "%add_ln813_237 = add i13 %sext_ln813_43, i13 %zext_ln17_32"   --->   Operation 2147 'add' 'add_ln813_237' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.73ns)   --->   "%add_ln813_238 = add i12 %zext_ln1273_194, i12 %zext_ln17_52"   --->   Operation 2148 'add' 'add_ln813_238' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.70ns)   --->   "%add_ln813_240 = add i9 %zext_ln818_31, i9 %zext_ln17_58"   --->   Operation 2149 'add' 'add_ln813_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln813_77 = zext i9 %add_ln813_240"   --->   Operation 2150 'zext' 'zext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.71ns)   --->   "%add_ln813_241 = add i10 %zext_ln813_77, i10 %zext_ln818_34"   --->   Operation 2151 'add' 'add_ln813_241' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (0.73ns)   --->   "%add_ln813_243 = add i13 %zext_ln1273_266, i13 %sext_ln1273_153"   --->   Operation 2152 'add' 'add_ln813_243' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2153 [1/1] (0.71ns)   --->   "%add_ln813_245 = add i10 %zext_ln818_44, i10 %zext_ln818_53"   --->   Operation 2153 'add' 'add_ln813_245' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.70ns)   --->   "%add_ln813_246 = add i9 %zext_ln17_91, i9 %sext_ln818_19"   --->   Operation 2154 'add' 'add_ln813_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln813_120 = sext i12 %add_ln813_253"   --->   Operation 2155 'sext' 'sext_ln813_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.74ns)   --->   "%add_ln813_254 = add i13 %sext_ln813_120, i13 %zext_ln1273_201"   --->   Operation 2156 'add' 'add_ln813_254' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln813_121 = sext i13 %add_ln813_254"   --->   Operation 2157 'sext' 'sext_ln813_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.70ns)   --->   "%add_ln813_255 = add i8 %trunc_ln17_9, i8 %zext_ln1273_256"   --->   Operation 2158 'add' 'add_ln813_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln813_81 = zext i8 %add_ln813_255"   --->   Operation 2159 'zext' 'zext_ln813_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.73ns)   --->   "%add_ln813_256 = add i12 %zext_ln813_81, i12 %zext_ln1273_233"   --->   Operation 2160 'add' 'add_ln813_256' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln813_82 = zext i12 %add_ln813_256"   --->   Operation 2161 'zext' 'zext_ln813_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_257 = add i14 %zext_ln813_82, i14 %sext_ln813_121"   --->   Operation 2162 'add' 'add_ln813_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2163 [1/1] (0.73ns)   --->   "%add_ln813_258 = add i13 %zext_ln1273_331, i13 %sext_ln1273_159"   --->   Operation 2163 'add' 'add_ln813_258' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i13 %add_ln813_258"   --->   Operation 2164 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_18 = add i14 %sext_ln813_122, i14 %add_ln813_257"   --->   Operation 2165 'add' 'res_V_18' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i11 %add_ln813_262"   --->   Operation 2166 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln813_124 = sext i11 %add_ln813_263"   --->   Operation 2167 'sext' 'sext_ln813_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.73ns)   --->   "%add_ln813_264 = add i12 %sext_ln813_124, i12 %sext_ln813_123"   --->   Operation 2168 'add' 'add_ln813_264' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln813_125 = sext i12 %add_ln813_264"   --->   Operation 2169 'sext' 'sext_ln813_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.74ns)   --->   "%add_ln813_265 = add i13 %sext_ln813_125, i13 %zext_ln17_59"   --->   Operation 2170 'add' 'add_ln813_265' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln813_126 = sext i13 %add_ln813_265"   --->   Operation 2171 'sext' 'sext_ln813_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln813_127 = sext i8 %add_ln813_266"   --->   Operation 2172 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.73ns)   --->   "%add_ln813_267 = add i13 %sext_ln813_127, i13 %zext_ln818_36"   --->   Operation 2173 'add' 'add_ln813_267' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln813_128 = sext i13 %add_ln813_267"   --->   Operation 2174 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_268 = add i14 %sext_ln813_128, i14 %sext_ln813_126"   --->   Operation 2175 'add' 'add_ln813_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2176 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_269 = add i14 %add_ln813_268, i14 %zext_ln1273_294"   --->   Operation 2176 'add' 'add_ln813_269' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2177 [1/1] (0.73ns)   --->   "%add_ln813_270 = add i12 %zext_ln1273_313, i12 %zext_ln17_74"   --->   Operation 2177 'add' 'add_ln813_270' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.72ns)   --->   "%add_ln813_272 = add i11 %sext_ln1270_12, i11 %zext_ln17_82"   --->   Operation 2178 'add' 'add_ln813_272' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i11 %add_ln813_272"   --->   Operation 2179 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.70ns)   --->   "%add_ln813_273 = add i9 %sext_ln1273_136, i9 %sext_ln70_20"   --->   Operation 2180 'add' 'add_ln813_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln813_131 = sext i9 %add_ln813_273"   --->   Operation 2181 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2182 [1/1] (0.71ns)   --->   "%add_ln813_274 = add i10 %sext_ln813_131, i10 %zext_ln17_106"   --->   Operation 2182 'add' 'add_ln813_274' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln813_132 = sext i10 %add_ln813_274"   --->   Operation 2183 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.73ns)   --->   "%add_ln813_275 = add i12 %sext_ln813_132, i12 %sext_ln813_130"   --->   Operation 2184 'add' 'add_ln813_275' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2185 [1/1] (0.70ns)   --->   "%add_ln813_277 = add i9 %sext_ln17_38, i9 %sext_ln1273_160"   --->   Operation 2185 'add' 'add_ln813_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i12 %add_ln813_280"   --->   Operation 2186 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.74ns)   --->   "%add_ln813_281 = add i13 %sext_ln813_53, i13 %zext_ln17_2"   --->   Operation 2187 'add' 'add_ln813_281' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_282 = add i13 %add_ln813_281, i13 %sext_ln1273_83"   --->   Operation 2188 'add' 'add_ln813_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln813_136 = sext i10 %add_ln813_284"   --->   Operation 2189 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_285 = add i13 %sext_ln813_136, i13 %add_ln813_282"   --->   Operation 2190 'add' 'add_ln813_285' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln813_137 = sext i13 %add_ln813_285"   --->   Operation 2191 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.75ns)   --->   "%add_ln813_286 = add i14 %sext_ln813_137, i14 %zext_ln1273_294"   --->   Operation 2192 'add' 'add_ln813_286' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.72ns)   --->   "%add_ln813_287 = add i11 %sext_ln1273_110, i11 %sext_ln1273_157"   --->   Operation 2193 'add' 'add_ln813_287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i11 %add_ln813_287"   --->   Operation 2194 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.73ns)   --->   "%add_ln813_288 = add i12 %sext_ln813_138, i12 %zext_ln17_60"   --->   Operation 2195 'add' 'add_ln813_288' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.70ns)   --->   "%add_ln813_290 = add i8 %sext_ln70_30, i8 %sext_ln1273_133"   --->   Operation 2196 'add' 'add_ln813_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln813_140 = sext i8 %add_ln813_290"   --->   Operation 2197 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln813_85 = zext i7 %add_ln813_292"   --->   Operation 2198 'zext' 'zext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.70ns)   --->   "%add_ln813_293 = add i9 %zext_ln813_85, i9 %sext_ln813_140"   --->   Operation 2199 'add' 'add_ln813_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln813_87 = zext i11 %add_ln813_296"   --->   Operation 2200 'zext' 'zext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.73ns)   --->   "%add_ln813_297 = add i12 %zext_ln813_87, i12 %zext_ln818_18"   --->   Operation 2201 'add' 'add_ln813_297' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i12 %add_ln813_297"   --->   Operation 2202 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_298 = add i13 %zext_ln813_25, i13 %zext_ln17_30"   --->   Operation 2203 'add' 'add_ln813_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2204 [1/1] (0.73ns)   --->   "%add_ln813_299 = add i12 %zext_ln17_54, i12 %zext_ln17_45"   --->   Operation 2204 'add' 'add_ln813_299' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln813_88 = zext i12 %add_ln813_299"   --->   Operation 2205 'zext' 'zext_ln813_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_300 = add i13 %zext_ln813_88, i13 %add_ln813_298"   --->   Operation 2206 'add' 'add_ln813_300' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2207 [1/1] (0.73ns)   --->   "%add_ln813_301 = add i13 %sext_ln17_28, i13 %zext_ln1273_253"   --->   Operation 2207 'add' 'add_ln813_301' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_303 = add i13 %zext_ln1273_304, i13 %sext_ln1273_107"   --->   Operation 2208 'add' 'add_ln813_303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2209 [1/1] (0.70ns)   --->   "%add_ln813_304 = add i9 %sext_ln818_18, i9 %zext_ln17_84"   --->   Operation 2209 'add' 'add_ln813_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln813_143 = sext i9 %add_ln813_304"   --->   Operation 2210 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2211 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_305 = add i13 %sext_ln813_143, i13 %add_ln813_303"   --->   Operation 2211 'add' 'add_ln813_305' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2212 [1/1] (0.73ns)   --->   "%add_ln813_307 = add i13 %zext_ln1273_323, i13 %sext_ln17_39"   --->   Operation 2212 'add' 'add_ln813_307' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.70ns)   --->   "%add_ln813_309 = add i6 %zext_ln818_50, i6 %zext_ln17_109"   --->   Operation 2213 'add' 'add_ln813_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i11 %add_ln813_312"   --->   Operation 2214 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.73ns)   --->   "%add_ln813_313 = add i13 %sext_ln813_57, i13 %zext_ln17_3"   --->   Operation 2215 'add' 'add_ln813_313' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i13 %add_ln813_313"   --->   Operation 2216 'sext' 'sext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln813_146 = sext i13 %add_ln813_314"   --->   Operation 2217 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_315 = add i14 %sext_ln813_146, i14 %sext_ln813_58"   --->   Operation 2218 'add' 'add_ln813_315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2219 [1/1] (0.73ns)   --->   "%add_ln813_316 = add i13 %zext_ln17_19, i13 %sext_ln17_26"   --->   Operation 2219 'add' 'add_ln813_316' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln813_147 = sext i13 %add_ln813_316"   --->   Operation 2220 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_317 = add i14 %sext_ln813_147, i14 %add_ln813_315"   --->   Operation 2221 'add' 'add_ln813_317' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln813_148 = sext i14 %add_ln813_317"   --->   Operation 2222 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln813_149 = sext i12 %add_ln813_318"   --->   Operation 2223 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.74ns)   --->   "%add_ln813_319 = add i13 %sext_ln813_149, i13 %sext_ln17_29"   --->   Operation 2224 'add' 'add_ln813_319' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln813_150 = sext i13 %add_ln813_319"   --->   Operation 2225 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (0.76ns)   --->   "%add_ln813_320 = add i15 %sext_ln813_150, i15 %sext_ln813_148"   --->   Operation 2226 'add' 'add_ln813_320' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.70ns)   --->   "%add_ln813_321 = add i10 %zext_ln17_31, i10 %sext_ln1273_125"   --->   Operation 2227 'add' 'add_ln813_321' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln813_151 = sext i10 %add_ln813_321"   --->   Operation 2228 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_322 = add i11 %sext_ln813_151, i11 %sext_ln1273_142"   --->   Operation 2229 'add' 'add_ln813_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2230 [1/1] (0.70ns)   --->   "%add_ln813_323 = add i7 %zext_ln1273_162, i7 %zext_ln17_51"   --->   Operation 2230 'add' 'add_ln813_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln813_91 = zext i7 %add_ln813_323"   --->   Operation 2231 'zext' 'zext_ln813_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.70ns)   --->   "%add_ln813_324 = add i7 %zext_ln1273_351, i7 %zext_ln1273_369"   --->   Operation 2232 'add' 'add_ln813_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln813_92 = zext i7 %add_ln813_324"   --->   Operation 2233 'zext' 'zext_ln813_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.70ns)   --->   "%add_ln813_325 = add i8 %zext_ln813_92, i8 %zext_ln813_91"   --->   Operation 2234 'add' 'add_ln813_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln813_93 = zext i8 %add_ln813_325"   --->   Operation 2235 'zext' 'zext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_326 = add i11 %zext_ln813_93, i11 %add_ln813_322"   --->   Operation 2236 'add' 'add_ln813_326' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2237 [1/1] (0.73ns)   --->   "%add_ln813_328 = add i13 %zext_ln1273_365, i13 %sext_ln17_40"   --->   Operation 2237 'add' 'add_ln813_328' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i12 %add_ln813_332"   --->   Operation 2238 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i10 %add_ln813_335"   --->   Operation 2239 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.74ns)   --->   "%add_ln813_336 = add i13 %sext_ln813_156, i13 %sext_ln813_155"   --->   Operation 2240 'add' 'add_ln813_336' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i13 %add_ln813_336"   --->   Operation 2241 'sext' 'sext_ln813_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.73ns)   --->   "%add_ln813_337 = add i12 %zext_ln17_57, i12 %zext_ln818_37"   --->   Operation 2242 'add' 'add_ln813_337' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln813_95 = zext i12 %add_ln813_337"   --->   Operation 2243 'zext' 'zext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_338 = add i14 %zext_ln813_95, i14 %sext_ln813_62"   --->   Operation 2244 'add' 'add_ln813_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i7 %add_ln813_339"   --->   Operation 2245 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.70ns)   --->   "%add_ln813_340 = add i9 %sext_ln813_157, i9 %zext_ln17_79"   --->   Operation 2246 'add' 'add_ln813_340' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln813_158 = sext i9 %add_ln813_340"   --->   Operation 2247 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_341 = add i14 %sext_ln813_158, i14 %add_ln813_338"   --->   Operation 2248 'add' 'add_ln813_341' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_342 = add i14 %add_ln813_341, i14 %zext_ln17_111"   --->   Operation 2249 'add' 'add_ln813_342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln813_159 = sext i7 %add_ln813_343"   --->   Operation 2250 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2251 [1/1] (0.70ns)   --->   "%add_ln813_344 = add i9 %sext_ln813_159, i9 %sext_ln17_38"   --->   Operation 2251 'add' 'add_ln813_344' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln813_160 = sext i9 %add_ln813_344"   --->   Operation 2252 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_4 = add i14 %sext_ln813_160, i14 %add_ln813_342"   --->   Operation 2253 'add' 'res_V_4' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i10 %add_ln813_347"   --->   Operation 2254 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2255 [1/1] (0.72ns)   --->   "%add_ln813_348 = add i11 %zext_ln813_28, i11 %zext_ln17_1"   --->   Operation 2255 'add' 'add_ln813_348' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln813_96 = zext i11 %add_ln813_348"   --->   Operation 2256 'zext' 'zext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i9 %add_ln813_349"   --->   Operation 2257 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.73ns)   --->   "%add_ln813_350 = add i12 %sext_ln813_161, i12 %zext_ln813_96"   --->   Operation 2258 'add' 'add_ln813_350' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i12 %add_ln813_350"   --->   Operation 2259 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.73ns)   --->   "%add_ln813_351 = add i12 %zext_ln1270_27, i12 %zext_ln17_33"   --->   Operation 2260 'add' 'add_ln813_351' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln813_97 = zext i12 %add_ln813_351"   --->   Operation 2261 'zext' 'zext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_352 = add i13 %zext_ln813_97, i13 %sext_ln813_162"   --->   Operation 2262 'add' 'add_ln813_352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2263 [1/1] (0.70ns)   --->   "%add_ln813_353 = add i8 %sext_ln1273_73, i8 %zext_ln1273_170"   --->   Operation 2263 'add' 'add_ln813_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i8 %add_ln813_353"   --->   Operation 2264 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.70ns)   --->   "%add_ln813_354 = add i9 %sext_ln813_163, i9 %sext_ln1273_53"   --->   Operation 2265 'add' 'add_ln813_354' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln813_164 = sext i9 %add_ln813_354"   --->   Operation 2266 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_355 = add i13 %sext_ln813_164, i13 %add_ln813_352"   --->   Operation 2267 'add' 'add_ln813_355' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2268 [1/1] (0.73ns)   --->   "%add_ln813_357 = add i12 %sext_ln17_41, i12 %zext_ln17_81"   --->   Operation 2268 'add' 'add_ln813_357' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln813_166 = sext i12 %add_ln813_357"   --->   Operation 2269 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2270 [1/1] (0.74ns)   --->   "%add_ln813_358 = add i13 %sext_ln813_166, i13 %sext_ln17_29"   --->   Operation 2270 'add' 'add_ln813_358' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_360 = add i12 %zext_ln17_85, i12 %sext_ln1273_109"   --->   Operation 2271 'add' 'add_ln813_360' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2272 [1/1] (0.70ns)   --->   "%add_ln813_361 = add i9 %zext_ln818_48, i9 %sext_ln1273_132"   --->   Operation 2272 'add' 'add_ln813_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i9 %add_ln813_361"   --->   Operation 2273 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (0.71ns)   --->   "%add_ln813_362 = add i10 %sext_ln813_169, i10 %zext_ln818_41"   --->   Operation 2274 'add' 'add_ln813_362' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i10 %add_ln813_362"   --->   Operation 2275 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_363 = add i12 %sext_ln813_170, i12 %add_ln813_360"   --->   Operation 2276 'add' 'add_ln813_363' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2277 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln813_365 = add i12 %zext_ln813_4, i12 %zext_ln17_77"   --->   Operation 2277 'add' 'add_ln813_365' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i12 %add_ln813_365"   --->   Operation 2278 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_366 = add i13 %zext_ln813_30, i13 %zext_ln17_94"   --->   Operation 2279 'add' 'add_ln813_366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_367 = add i13 %add_ln813_366, i13 %zext_ln17_112"   --->   Operation 2280 'add' 'add_ln813_367' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln813_98 = zext i13 %add_ln813_367"   --->   Operation 2281 'zext' 'zext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.71ns)   --->   "%add_ln813_368 = add i10 %sext_ln1273_143, i10 %zext_ln17_105"   --->   Operation 2282 'add' 'add_ln813_368' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln813_172 = sext i10 %add_ln813_368"   --->   Operation 2283 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.75ns)   --->   "%res_V_15 = add i14 %sext_ln813_172, i14 %zext_ln813_98"   --->   Operation 2284 'add' 'res_V_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln813_101 = zext i10 %add_ln813_373"   --->   Operation 2285 'zext' 'zext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.72ns)   --->   "%add_ln813_374 = add i11 %zext_ln813_101, i11 %sext_ln818_7"   --->   Operation 2286 'add' 'add_ln813_374' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i11 %add_ln813_374"   --->   Operation 2287 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln813_102 = zext i12 %add_ln813_375"   --->   Operation 2288 'zext' 'zext_ln813_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.74ns)   --->   "%add_ln813_376 = add i13 %zext_ln813_102, i13 %sext_ln813_66"   --->   Operation 2289 'add' 'add_ln813_376' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i13 %add_ln813_376"   --->   Operation 2290 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.73ns)   --->   "%add_ln813_377 = add i12 %zext_ln1273_189, i12 %zext_ln17_34"   --->   Operation 2291 'add' 'add_ln813_377' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln813_103 = zext i12 %add_ln813_377"   --->   Operation 2292 'zext' 'zext_ln813_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.75ns)   --->   "%add_ln813_378 = add i14 %zext_ln813_103, i14 %sext_ln813_67"   --->   Operation 2293 'add' 'add_ln813_378' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_379 = add i11 %zext_ln17_48, i11 %sext_ln1273_96"   --->   Operation 2294 'add' 'add_ln813_379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2295 [1/1] (0.70ns)   --->   "%add_ln813_380 = add i7 %zext_ln17_36, i7 %zext_ln1273_190"   --->   Operation 2295 'add' 'add_ln813_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln813_104 = zext i7 %add_ln813_380"   --->   Operation 2296 'zext' 'zext_ln813_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_381 = add i11 %zext_ln813_104, i11 %add_ln813_379"   --->   Operation 2297 'add' 'add_ln813_381' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2298 [1/1] (0.73ns)   --->   "%add_ln813_384 = add i13 %zext_ln1273_286, i13 %sext_ln1273_116"   --->   Operation 2298 'add' 'add_ln813_384' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.72ns)   --->   "%add_ln813_386 = add i11 %sext_ln1273_119, i11 %sext_ln1273_129"   --->   Operation 2299 'add' 'add_ln813_386' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.70ns)   --->   "%add_ln813_387 = add i8 %sext_ln1273_102, i8 %zext_ln1273_302"   --->   Operation 2300 'add' 'add_ln813_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i8 %add_ln813_387"   --->   Operation 2301 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.70ns)   --->   "%add_ln813_388 = add i10 %sext_ln813_177, i10 %zext_ln17_86"   --->   Operation 2302 'add' 'add_ln813_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.71ns)   --->   "%add_ln813_392 = add i10 %sext_ln818_20, i10 %zext_ln1273_370"   --->   Operation 2303 'add' 'add_ln813_392' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i10 %add_ln813_394"   --->   Operation 2304 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i11 %add_ln813_395"   --->   Operation 2305 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_396 = add i12 %sext_ln813_182, i12 %sext_ln813_181"   --->   Operation 2306 'add' 'add_ln813_396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i8 %add_ln813_398"   --->   Operation 2307 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2308 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_399 = add i12 %sext_ln813_183, i12 %add_ln813_396"   --->   Operation 2308 'add' 'add_ln813_399' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i12 %add_ln813_399"   --->   Operation 2309 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_400 = add i13 %sext_ln813_184, i13 %zext_ln1273_108"   --->   Operation 2310 'add' 'add_ln813_400' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i11 %add_ln813_401"   --->   Operation 2311 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2312 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_402 = add i13 %sext_ln813_185, i13 %add_ln813_400"   --->   Operation 2312 'add' 'add_ln813_402' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i13 %add_ln813_402"   --->   Operation 2313 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.75ns)   --->   "%add_ln813_403 = add i14 %sext_ln813_186, i14 %sext_ln17_21"   --->   Operation 2314 'add' 'add_ln813_403' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i11 %add_ln813_404"   --->   Operation 2315 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (0.73ns)   --->   "%add_ln813_405 = add i12 %sext_ln813_187, i12 %zext_ln17_56"   --->   Operation 2316 'add' 'add_ln813_405' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_407 = add i10 %sext_ln1270_9, i10 %sext_ln1273_93"   --->   Operation 2317 'add' 'add_ln813_407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_408 = add i8 %sext_ln1270_11, i8 %zext_ln1273_211"   --->   Operation 2318 'add' 'add_ln813_408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2319 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_409 = add i8 %add_ln813_408, i8 %sext_ln1273_97"   --->   Operation 2319 'add' 'add_ln813_409' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i8 %add_ln813_409"   --->   Operation 2320 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_410 = add i10 %sext_ln813_189, i10 %add_ln813_407"   --->   Operation 2321 'add' 'add_ln813_410' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2322 [1/1] (0.72ns)   --->   "%add_ln813_413 = add i11 %sext_ln1273_161, i11 %sext_ln1273_162"   --->   Operation 2322 'add' 'add_ln813_413' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.71ns)   --->   "%add_ln813_416 = add i10 %zext_ln818_45, i10 %sext_ln1273_112"   --->   Operation 2323 'add' 'add_ln813_416' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.70ns)   --->   "%add_ln813_417 = add i7 %sext_ln17_34, i7 %zext_ln17_100"   --->   Operation 2324 'add' 'add_ln813_417' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i7 %add_ln813_417"   --->   Operation 2325 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.70ns)   --->   "%add_ln813_418 = add i8 %sext_ln813_195, i8 %sext_ln1273_114"   --->   Operation 2326 'add' 'add_ln813_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i13 %add_ln813_424"   --->   Operation 2327 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2328 [1/1] (0.73ns)   --->   "%add_ln813_425 = add i13 %zext_ln1273_143, i13 %sext_ln1273_76"   --->   Operation 2328 'add' 'add_ln813_425' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln813_199 = sext i13 %add_ln813_425"   --->   Operation 2329 'sext' 'sext_ln813_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_426 = add i14 %sext_ln813_199, i14 %sext_ln813_74"   --->   Operation 2330 'add' 'add_ln813_426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2331 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_427 = add i14 %add_ln813_426, i14 %zext_ln17_38"   --->   Operation 2331 'add' 'add_ln813_427' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2332 [1/1] (0.73ns)   --->   "%add_ln813_428 = add i12 %sext_ln17_24, i12 %sext_ln17_33"   --->   Operation 2332 'add' 'add_ln813_428' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2333 [1/1] (0.72ns)   --->   "%add_ln813_430 = add i11 %sext_ln1273_84, i11 %sext_ln1273_106"   --->   Operation 2333 'add' 'add_ln813_430' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln813_203 = sext i9 %add_ln813_431"   --->   Operation 2334 'sext' 'sext_ln813_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2335 [1/1] (0.72ns)   --->   "%add_ln813_432 = add i11 %sext_ln813_203, i11 %sext_ln1273_117"   --->   Operation 2335 'add' 'add_ln813_432' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.73ns)   --->   "%add_ln813_435 = add i13 %zext_ln70_6, i13 %sext_ln17_43"   --->   Operation 2336 'add' 'add_ln813_435' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.71ns)   --->   "%add_ln813_437 = add i10 %sext_ln70_25, i10 %sext_ln1273_150"   --->   Operation 2337 'add' 'add_ln813_437' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln813_208 = sext i10 %add_ln813_437"   --->   Operation 2338 'sext' 'sext_ln813_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2339 [1/1] (0.73ns)   --->   "%add_ln813_438 = add i13 %sext_ln813_208, i13 %zext_ln1273_339"   --->   Operation 2339 'add' 'add_ln813_438' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i9 %trunc_ln818_83"   --->   Operation 2340 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln1273_173 = zext i11 %sext_ln1273_86"   --->   Operation 2341 'zext' 'zext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln1273_220 = zext i6 %data_V_89"   --->   Operation 2342 'zext' 'zext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_89, i4 0"   --->   Operation 2343 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln1273_223 = zext i10 %shl_ln1273_75"   --->   Operation 2344 'zext' 'zext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2345 [1/1] (0.72ns)   --->   "%r_V_199 = add i11 %zext_ln1273_223, i11 %zext_ln1273_220"   --->   Operation 2345 'add' 'r_V_199' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2346 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_199, i32 1, i32 10"   --->   Operation 2346 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i10 %mult_V_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2347 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i11 %mult_V_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2348 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i11 %mult_V_130" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2349 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i9 %trunc_ln818_144"   --->   Operation 2350 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2351 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i11 %sext_ln1273_128"   --->   Operation 2351 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i9 %mult_V_136" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2352 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i6 %data_V_102"   --->   Operation 2353 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2354 [1/1] (0.70ns)   --->   "%r_V_286 = sub i7 0, i7 %zext_ln1273_310"   --->   Operation 2354 'sub' 'r_V_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln818_156 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_286, i32 1, i32 6"   --->   Operation 2355 'partselect' 'trunc_ln818_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i6 %trunc_ln818_156" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2356 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i11 %mult_V_145" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2357 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i9 %trunc_ln818_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2358 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i11 %sext_ln70_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2359 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i11 %mult_V_149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2360 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_151 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_106, i1 0"   --->   Operation 2361 'bitconcatenate' 'mult_V_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i7 %mult_V_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2362 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i7 %mult_V_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2363 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i10 %mult_V_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2364 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i8 %trunc_ln818_182" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2365 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i11 %sext_ln17_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2366 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln1273_357 = zext i11 %sext_ln17_37"   --->   Operation 2367 'zext' 'zext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i10 %trunc_ln818_185"   --->   Operation 2368 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln1273_361 = zext i11 %sext_ln1273_155"   --->   Operation 2369 'zext' 'zext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i10 %trunc_ln818_189"   --->   Operation 2370 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln818_52 = zext i11 %sext_ln818_23"   --->   Operation 2371 'zext' 'zext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i9 %mult_V_165" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2372 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i11 %mult_V_172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2373 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_14 = add i14 %add_ln813_13, i14 %zext_ln1273_293"   --->   Operation 2374 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i10 %add_ln813_16"   --->   Operation 2375 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2376 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_6 = add i14 %zext_ln813_29, i14 %add_ln813_14"   --->   Operation 2376 'add' 'res_V_6' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i11 %add_ln813_42"   --->   Operation 2377 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i10 %add_ln813_44"   --->   Operation 2378 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2379 [1/1] (0.73ns)   --->   "%add_ln813_45 = add i12 %sext_ln813_16, i12 %sext_ln813_12"   --->   Operation 2379 'add' 'add_ln813_45' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i12 %add_ln813_45"   --->   Operation 2380 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_46 = add i15 %sext_ln813_17, i15 %add_ln813_41"   --->   Operation 2381 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i13 %add_ln813_47"   --->   Operation 2382 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2383 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_23 = add i15 %sext_ln813_19, i15 %add_ln813_46"   --->   Operation 2383 'add' 'res_V_23' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i13 %add_ln813_52"   --->   Operation 2384 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2385 [1/1] (0.75ns)   --->   "%add_ln813_53 = add i14 %zext_ln813_10, i14 %sext_ln17_30"   --->   Operation 2385 'add' 'add_ln813_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i14 %add_ln813_53"   --->   Operation 2386 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i10 %add_ln813_54"   --->   Operation 2387 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2388 [1/1] (0.76ns)   --->   "%res_V_3 = add i15 %sext_ln813_22, i15 %sext_ln813_8"   --->   Operation 2388 'add' 'res_V_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln813_45 = zext i14 %add_ln813_63"   --->   Operation 2389 'zext' 'zext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i13 %add_ln813_64"   --->   Operation 2390 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_65 = add i15 %sext_ln813_23, i15 %zext_ln813_45"   --->   Operation 2391 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln813_48 = zext i10 %add_ln813_69"   --->   Operation 2392 'zext' 'zext_ln813_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_9 = add i15 %zext_ln813_48, i15 %add_ln813_65"   --->   Operation 2393 'add' 'res_V_9' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i13 %add_ln813_88"   --->   Operation 2394 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln813_54 = zext i10 %add_ln813_89"   --->   Operation 2395 'zext' 'zext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2396 [1/1] (0.75ns)   --->   "%res_V_26 = add i14 %zext_ln813_54, i14 %sext_ln813_34"   --->   Operation 2396 'add' 'res_V_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i14 %add_ln813_97"   --->   Operation 2397 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln813_56 = zext i12 %add_ln813_99"   --->   Operation 2398 'zext' 'zext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (0.76ns)   --->   "%add_ln813_100 = add i15 %zext_ln813_56, i15 %sext_ln813_37"   --->   Operation 2399 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i10 %add_ln813_104"   --->   Operation 2400 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_105 = add i15 %sext_ln813_40, i15 %add_ln813_100"   --->   Operation 2401 'add' 'add_ln813_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2402 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_7 = add i15 %add_ln813_105, i15 %zext_ln17_104"   --->   Operation 2402 'add' 'res_V_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i14 %add_ln813_115"   --->   Operation 2403 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i12 %add_ln813_116"   --->   Operation 2404 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2405 [1/1] (0.76ns)   --->   "%add_ln813_117 = add i15 %sext_ln813_46, i15 %sext_ln813_42"   --->   Operation 2405 'add' 'add_ln813_117' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i11 %add_ln813_118"   --->   Operation 2406 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i11 %add_ln813_120"   --->   Operation 2407 'sext' 'sext_ln813_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2408 [1/1] (0.73ns)   --->   "%add_ln813_121 = add i12 %sext_ln813_49, i12 %sext_ln813_47"   --->   Operation 2408 'add' 'add_ln813_121' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i12 %add_ln813_121"   --->   Operation 2409 'sext' 'sext_ln813_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_122 = add i15 %sext_ln813_50, i15 %add_ln813_117"   --->   Operation 2410 'add' 'add_ln813_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln813_58 = zext i12 %add_ln813_123"   --->   Operation 2411 'zext' 'zext_ln813_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_124 = add i15 %zext_ln813_58, i15 %add_ln813_122"   --->   Operation 2412 'add' 'add_ln813_124' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i15 %add_ln813_124"   --->   Operation 2413 'sext' 'sext_ln813_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i13 %add_ln813_127"   --->   Operation 2414 'sext' 'sext_ln813_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2415 [1/1] (0.77ns)   --->   "%res_V_28 = add i16 %sext_ln813_54, i16 %sext_ln813_51"   --->   Operation 2415 'add' 'res_V_28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i13 %add_ln813_137"   --->   Operation 2416 'sext' 'sext_ln813_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i11 %add_ln813_139"   --->   Operation 2417 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_140 = add i14 %sext_ln813_61, i14 %sext_ln813_59"   --->   Operation 2418 'add' 'add_ln813_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2419 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_13 = add i14 %add_ln813_140, i14 %zext_ln818_52"   --->   Operation 2419 'add' 'res_V_13' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln813_69 = sext i13 %add_ln813_150"   --->   Operation 2420 'sext' 'sext_ln813_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln813_70 = sext i11 %add_ln813_151"   --->   Operation 2421 'sext' 'sext_ln813_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln813_71 = sext i11 %add_ln813_152"   --->   Operation 2422 'sext' 'sext_ln813_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (0.73ns)   --->   "%add_ln813_153 = add i12 %sext_ln813_71, i12 %sext_ln813_70"   --->   Operation 2423 'add' 'add_ln813_153' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln813_72 = sext i12 %add_ln813_153"   --->   Operation 2424 'sext' 'sext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2425 [1/1] (0.75ns)   --->   "%add_ln813_154 = add i14 %sext_ln813_72, i14 %sext_ln813_69"   --->   Operation 2425 'add' 'add_ln813_154' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_155 = add i14 %add_ln813_154, i14 %zext_ln17_99"   --->   Operation 2426 'add' 'add_ln813_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln813_75 = sext i9 %add_ln813_157"   --->   Operation 2427 'sext' 'sext_ln813_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2428 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_19 = add i14 %sext_ln813_75, i14 %add_ln813_155"   --->   Operation 2428 'add' 'res_V_19' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln813_77 = sext i11 %add_ln813_165"   --->   Operation 2429 'sext' 'sext_ln813_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_166 = add i14 %sext_ln813_77, i14 %add_ln813_162"   --->   Operation 2430 'add' 'add_ln813_166' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2431 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_167 = add i14 %add_ln813_166, i14 %zext_ln17_38"   --->   Operation 2431 'add' 'add_ln813_167' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln813_78 = sext i14 %add_ln813_167"   --->   Operation 2432 'sext' 'sext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2433 [1/1] (0.73ns)   --->   "%add_ln813_168 = add i12 %zext_ln1273_173, i12 %zext_ln1273_357"   --->   Operation 2433 'add' 'add_ln813_168' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln813_67 = zext i12 %add_ln813_168"   --->   Operation 2434 'zext' 'zext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2435 [1/1] (0.76ns)   --->   "%add_ln813_169 = add i15 %zext_ln813_67, i15 %sext_ln813_78"   --->   Operation 2435 'add' 'add_ln813_169' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i10 %add_ln813_172"   --->   Operation 2436 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_173 = add i15 %sext_ln813_80, i15 %add_ln813_169"   --->   Operation 2437 'add' 'add_ln813_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2438 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_24 = add i15 %add_ln813_173, i15 %zext_ln17_108"   --->   Operation 2438 'add' 'res_V_24' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln813_72 = zext i12 %add_ln813_185"   --->   Operation 2439 'zext' 'zext_ln813_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i11 %add_ln813_186"   --->   Operation 2440 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.74ns)   --->   "%add_ln813_187 = add i14 %sext_ln813_83, i14 %zext_ln813_72"   --->   Operation 2441 'add' 'add_ln813_187' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln813_84 = sext i14 %add_ln813_187"   --->   Operation 2442 'sext' 'sext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_188 = add i15 %sext_ln813_84, i15 %add_ln813_184"   --->   Operation 2443 'add' 'add_ln813_188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2444 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_189 = add i15 %add_ln813_188, i15 %zext_ln70_5"   --->   Operation 2444 'add' 'add_ln813_189' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln813_85 = sext i15 %add_ln813_189"   --->   Operation 2445 'sext' 'sext_ln813_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln813_86 = sext i10 %add_ln813_190"   --->   Operation 2446 'sext' 'sext_ln813_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2447 [1/1] (0.72ns)   --->   "%add_ln813_191 = add i12 %sext_ln813_86, i12 %zext_ln17_101"   --->   Operation 2447 'add' 'add_ln813_191' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln813_87 = sext i12 %add_ln813_191"   --->   Operation 2448 'sext' 'sext_ln813_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2449 [1/1] (0.77ns)   --->   "%res_V_27 = add i16 %sext_ln813_87, i16 %sext_ln813_85"   --->   Operation 2449 'add' 'res_V_27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln813_94 = sext i10 %add_ln813_203"   --->   Operation 2450 'sext' 'sext_ln813_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2451 [1/1] (0.72ns)   --->   "%add_ln813_204 = add i11 %sext_ln813_94, i11 %zext_ln17_92"   --->   Operation 2451 'add' 'add_ln813_204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln813_95 = sext i11 %add_ln813_204"   --->   Operation 2452 'sext' 'sext_ln813_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i9 %add_ln813_206"   --->   Operation 2453 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2454 [1/1] (0.73ns)   --->   "%add_ln813_207 = add i12 %sext_ln813_96, i12 %sext_ln813_95"   --->   Operation 2454 'add' 'add_ln813_207' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2455 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i12 %add_ln813_207"   --->   Operation 2455 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_208 = add i15 %sext_ln813_97, i15 %add_ln813_202"   --->   Operation 2456 'add' 'add_ln813_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i10 %add_ln813_209"   --->   Operation 2457 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V = add i15 %sext_ln813_98, i15 %add_ln813_208"   --->   Operation 2458 'add' 'res_V' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_219 = add i14 %add_ln813_218, i14 %zext_ln17_66"   --->   Operation 2459 'add' 'add_ln813_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln813_106 = sext i12 %add_ln813_220"   --->   Operation 2460 'sext' 'sext_ln813_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2461 [1/1] (0.74ns)   --->   "%add_ln813_221 = add i13 %sext_ln813_106, i13 %sext_ln17_27"   --->   Operation 2461 'add' 'add_ln813_221' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln813_107 = sext i13 %add_ln813_221"   --->   Operation 2462 'sext' 'sext_ln813_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2463 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_222 = add i14 %sext_ln813_107, i14 %add_ln813_219"   --->   Operation 2463 'add' 'add_ln813_222' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln813_108 = sext i14 %add_ln813_222"   --->   Operation 2464 'sext' 'sext_ln813_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln813_112 = sext i13 %add_ln813_227"   --->   Operation 2465 'sext' 'sext_ln813_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_228 = add i15 %sext_ln813_112, i15 %sext_ln813_108"   --->   Operation 2466 'add' 'add_ln813_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i13 %add_ln813_229"   --->   Operation 2467 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2468 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_8 = add i15 %sext_ln813_113, i15 %add_ln813_228"   --->   Operation 2468 'add' 'res_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i13 %add_ln813_237"   --->   Operation 2469 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln813_76 = zext i12 %add_ln813_238"   --->   Operation 2470 'zext' 'zext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_239 = add i14 %zext_ln813_76, i14 %sext_ln813_44"   --->   Operation 2471 'add' 'add_ln813_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln813_78 = zext i10 %add_ln813_241"   --->   Operation 2472 'zext' 'zext_ln813_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_242 = add i14 %zext_ln813_78, i14 %add_ln813_239"   --->   Operation 2473 'add' 'add_ln813_242' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i14 %add_ln813_242"   --->   Operation 2474 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln813_114 = sext i13 %add_ln813_243"   --->   Operation 2475 'sext' 'sext_ln813_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_244 = add i15 %sext_ln813_114, i15 %sext_ln813_45"   --->   Operation 2476 'add' 'add_ln813_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln813_79 = zext i10 %add_ln813_245"   --->   Operation 2477 'zext' 'zext_ln813_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln813_115 = sext i9 %add_ln813_246"   --->   Operation 2478 'sext' 'sext_ln813_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2479 [1/1] (0.72ns)   --->   "%add_ln813_247 = add i11 %sext_ln813_115, i11 %zext_ln813_79"   --->   Operation 2479 'add' 'add_ln813_247' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i11 %add_ln813_247"   --->   Operation 2480 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2481 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_10 = add i15 %sext_ln813_116, i15 %add_ln813_244"   --->   Operation 2481 'add' 'res_V_10' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln813_129 = sext i14 %add_ln813_269"   --->   Operation 2482 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln813_84 = zext i12 %add_ln813_270"   --->   Operation 2483 'zext' 'zext_ln813_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2484 [1/1] (0.76ns)   --->   "%add_ln813_271 = add i15 %zext_ln813_84, i15 %sext_ln813_129"   --->   Operation 2484 'add' 'add_ln813_271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln813_133 = sext i12 %add_ln813_275"   --->   Operation 2485 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_276 = add i15 %sext_ln813_133, i15 %add_ln813_271"   --->   Operation 2486 'add' 'add_ln813_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln813_134 = sext i9 %add_ln813_277"   --->   Operation 2487 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2488 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_20 = add i15 %sext_ln813_134, i15 %add_ln813_276"   --->   Operation 2488 'add' 'res_V_20' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln813_139 = sext i12 %add_ln813_288"   --->   Operation 2489 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_289 = add i14 %sext_ln813_139, i14 %add_ln813_286"   --->   Operation 2490 'add' 'add_ln813_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln813_141 = sext i9 %add_ln813_293"   --->   Operation 2491 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2492 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_22 = add i14 %sext_ln813_141, i14 %add_ln813_289"   --->   Operation 2492 'add' 'res_V_22' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i13 %add_ln813_300"   --->   Operation 2493 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln813_142 = sext i13 %add_ln813_301"   --->   Operation 2494 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_302 = add i15 %sext_ln813_142, i15 %zext_ln813_26"   --->   Operation 2495 'add' 'add_ln813_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln813_144 = sext i13 %add_ln813_305"   --->   Operation 2496 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2497 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_306 = add i15 %sext_ln813_144, i15 %add_ln813_302"   --->   Operation 2497 'add' 'add_ln813_306' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i15 %add_ln813_306"   --->   Operation 2498 'sext' 'sext_ln813_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln813_145 = sext i13 %add_ln813_307"   --->   Operation 2499 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_308 = add i16 %sext_ln813_145, i16 %sext_ln813_56"   --->   Operation 2500 'add' 'add_ln813_308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln813_89 = zext i6 %add_ln813_309"   --->   Operation 2501 'zext' 'zext_ln813_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2502 [1/1] (0.70ns)   --->   "%add_ln813_310 = add i8 %zext_ln813_89, i8 %zext_ln17_98"   --->   Operation 2502 'add' 'add_ln813_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln813_90 = zext i8 %add_ln813_310"   --->   Operation 2503 'zext' 'zext_ln813_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_1 = add i16 %zext_ln813_90, i16 %add_ln813_308"   --->   Operation 2504 'add' 'res_V_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln813_152 = sext i11 %add_ln813_326"   --->   Operation 2505 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_327 = add i15 %sext_ln813_152, i15 %add_ln813_320"   --->   Operation 2506 'add' 'add_ln813_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln813_153 = sext i13 %add_ln813_328"   --->   Operation 2507 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2508 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_2 = add i15 %sext_ln813_153, i15 %add_ln813_327"   --->   Operation 2508 'add' 'res_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln813_165 = sext i13 %add_ln813_355"   --->   Operation 2509 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_356 = add i14 %sext_ln813_165, i14 %sext_ln17_25"   --->   Operation 2510 'add' 'add_ln813_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln813_167 = sext i13 %add_ln813_358"   --->   Operation 2511 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2512 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_359 = add i14 %sext_ln813_167, i14 %add_ln813_356"   --->   Operation 2512 'add' 'add_ln813_359' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln813_168 = sext i14 %add_ln813_359"   --->   Operation 2513 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln813_171 = sext i12 %add_ln813_363"   --->   Operation 2514 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2515 [1/1] (0.76ns)   --->   "%res_V_12 = add i15 %sext_ln813_171, i15 %sext_ln813_168"   --->   Operation 2515 'add' 'res_V_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln813_173 = sext i11 %add_ln813_381"   --->   Operation 2516 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_382 = add i14 %sext_ln813_173, i14 %add_ln813_378"   --->   Operation 2517 'add' 'add_ln813_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2518 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_383 = add i14 %add_ln813_382, i14 %sext_ln17_32"   --->   Operation 2518 'add' 'add_ln813_383' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln813_174 = sext i14 %add_ln813_383"   --->   Operation 2519 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln813_175 = sext i13 %add_ln813_384"   --->   Operation 2520 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_385 = add i15 %sext_ln813_175, i15 %sext_ln813_174"   --->   Operation 2521 'add' 'add_ln813_385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i11 %add_ln813_386"   --->   Operation 2522 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i10 %add_ln813_388"   --->   Operation 2523 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2524 [1/1] (0.73ns)   --->   "%add_ln813_389 = add i12 %sext_ln813_178, i12 %sext_ln813_176"   --->   Operation 2524 'add' 'add_ln813_389' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i12 %add_ln813_389"   --->   Operation 2525 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2526 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_390 = add i15 %sext_ln813_179, i15 %add_ln813_385"   --->   Operation 2526 'add' 'add_ln813_390' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_391 = add i15 %add_ln813_390, i15 %sext_ln17_42"   --->   Operation 2527 'add' 'add_ln813_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i10 %add_ln813_392"   --->   Operation 2528 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2529 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_17 = add i15 %sext_ln813_180, i15 %add_ln813_391"   --->   Operation 2529 'add' 'res_V_17' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i12 %add_ln813_405"   --->   Operation 2530 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_406 = add i14 %sext_ln813_188, i14 %add_ln813_403"   --->   Operation 2531 'add' 'add_ln813_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i10 %add_ln813_410"   --->   Operation 2532 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2533 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_411 = add i14 %sext_ln813_190, i14 %add_ln813_406"   --->   Operation 2533 'add' 'add_ln813_411' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i14 %add_ln813_411"   --->   Operation 2534 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2535 [1/1] (0.76ns)   --->   "%add_ln813_412 = add i15 %sext_ln813_191, i15 %zext_ln17_96"   --->   Operation 2535 'add' 'add_ln813_412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i11 %add_ln813_413"   --->   Operation 2536 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2537 [1/1] (0.73ns)   --->   "%add_ln813_414 = add i13 %sext_ln813_192, i13 %zext_ln1273_361"   --->   Operation 2537 'add' 'add_ln813_414' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln813_193 = sext i13 %add_ln813_414"   --->   Operation 2538 'sext' 'sext_ln813_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_415 = add i15 %sext_ln813_193, i15 %add_ln813_412"   --->   Operation 2539 'add' 'add_ln813_415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i10 %add_ln813_416"   --->   Operation 2540 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln813_196 = sext i8 %add_ln813_418"   --->   Operation 2541 'sext' 'sext_ln813_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2542 [1/1] (0.72ns)   --->   "%add_ln813_419 = add i11 %sext_ln813_196, i11 %sext_ln813_194"   --->   Operation 2542 'add' 'add_ln813_419' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln813_197 = sext i11 %add_ln813_419"   --->   Operation 2543 'sext' 'sext_ln813_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2544 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_21 = add i15 %sext_ln813_197, i15 %add_ln813_415"   --->   Operation 2544 'add' 'res_V_21' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i14 %add_ln813_427"   --->   Operation 2545 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln813_201 = sext i12 %add_ln813_428"   --->   Operation 2546 'sext' 'sext_ln813_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2547 [1/1] (0.76ns)   --->   "%add_ln813_429 = add i15 %sext_ln813_201, i15 %sext_ln813_200"   --->   Operation 2547 'add' 'add_ln813_429' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln813_202 = sext i11 %add_ln813_430"   --->   Operation 2548 'sext' 'sext_ln813_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln813_204 = sext i11 %add_ln813_432"   --->   Operation 2549 'sext' 'sext_ln813_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2550 [1/1] (0.73ns)   --->   "%add_ln813_433 = add i12 %sext_ln813_204, i12 %sext_ln813_202"   --->   Operation 2550 'add' 'add_ln813_433' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln813_205 = sext i12 %add_ln813_433"   --->   Operation 2551 'sext' 'sext_ln813_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_434 = add i15 %sext_ln813_205, i15 %add_ln813_429"   --->   Operation 2552 'add' 'add_ln813_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln813_206 = sext i13 %add_ln813_435"   --->   Operation 2553 'sext' 'sext_ln813_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2554 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_436 = add i15 %sext_ln813_206, i15 %add_ln813_434"   --->   Operation 2554 'add' 'add_ln813_436' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i15 %add_ln813_436"   --->   Operation 2555 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln813_209 = sext i13 %add_ln813_438"   --->   Operation 2556 'sext' 'sext_ln813_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2557 [1/1] (0.77ns)   --->   "%res_V_25 = add i16 %sext_ln813_209, i16 %sext_ln813_207"   --->   Operation 2557 'add' 'res_V_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i15 %res_V_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2558 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %res_V_24, i32 1, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2559 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 2560 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 2560 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2561 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %layer4_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 2561 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2562 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 448, void @empty_10, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2562 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln813_99 = sext i15 %res_V"   --->   Operation 2563 'sext' 'sext_ln813_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_17 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i32, i15 %res_V_2, i32 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2564 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77 = sext i47 %tmp_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2565 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_1 = sext i15 %res_V_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2566 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_18 = bitconcatenate i78 @_ssdm_op_BitConcatenate.i78.i14.i64, i14 %res_V_4, i64 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2567 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_2 = sext i78 %tmp_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2568 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_3 = sext i14 %res_V_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2569 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_20 = bitconcatenate i143 @_ssdm_op_BitConcatenate.i143.i15.i128, i15 %res_V_8, i128 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2570 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_4 = sext i143 %tmp_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2571 'sext' 'sext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_5 = sext i15 %res_V_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2572 'sext' 'sext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_6 = sext i15 %res_V_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2573 'sext' 'sext_ln77_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_7 = sext i15 %res_V_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2574 'sext' 'sext_ln77_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_21 = bitconcatenate i207 @_ssdm_op_BitConcatenate.i207.i15.i192, i15 %res_V_12, i192 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2575 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_8 = sext i207 %tmp_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2576 'sext' 'sext_ln77_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_9 = sext i14 %res_V_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2577 'sext' 'sext_ln77_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_22 = bitconcatenate i254 @_ssdm_op_BitConcatenate.i254.i14.i240, i14 %res_V_15, i240 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2578 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_10 = sext i254 %tmp_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2579 'sext' 'sext_ln77_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_11 = sext i13 %res_V_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2580 'sext' 'sext_ln77_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_23 = bitconcatenate i303 @_ssdm_op_BitConcatenate.i303.i15.i288, i15 %res_V_17, i288 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2581 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_12 = sext i303 %tmp_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2582 'sext' 'sext_ln77_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_13 = sext i14 %res_V_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2583 'sext' 'sext_ln77_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_26 = bitconcatenate i383 @_ssdm_op_BitConcatenate.i383.i15.i368, i15 %res_V_21, i368 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2584 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_14 = sext i383 %tmp_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2585 'sext' 'sext_ln77_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_s = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i16.i32.i16, i16 0, i16 %sext_ln77_1, i32 0, i16 %sext_ln813_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2586 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln77_15 = sext i14 %tmp_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2587 'sext' 'sext_ln77_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%or_ln77 = or i80 %tmp_s, i80 %sext_ln77_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2588 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i16.i4.i12, i15 %res_V_7, i16 %sext_ln77_3, i4 0, i12 %res_V_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2589 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%sext_ln77_16 = sext i47 %tmp" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2590 'sext' 'sext_ln77_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_249 = bitconcatenate i144 @_ssdm_op_BitConcatenate.i144.i16.i48.i80, i16 0, i48 %sext_ln77_16, i80 %or_ln77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2591 'bitconcatenate' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%or_ln77_1 = or i144 %tmp_249, i144 %sext_ln77_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2592 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_2)   --->   "%tmp_250 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i19.i13.i16.i16.i16.i16.i16.i144, i19 0, i13 %res_V_14, i16 %sext_ln77_9, i16 0, i16 %sext_ln77_7, i16 %sext_ln77_6, i16 %sext_ln77_5, i144 %or_ln77_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2593 'bitconcatenate' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2594 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln77_2 = or i256 %tmp_250, i256 %sext_ln77_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2594 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %or_ln77_2, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2595 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_252 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %tmp_251, i16 %res_V_1, i16 %sext_ln813_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2596 'bitconcatenate' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%or_ln77_3 = or i48 %tmp_252, i48 %sext_ln77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2597 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_253 = partselect i160 @_ssdm_op_PartSelect.i160.i256.i32.i32, i256 %or_ln77_2, i32 48, i32 207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2598 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_254 = bitconcatenate i208 @_ssdm_op_BitConcatenate.i208.i160.i48, i160 %tmp_253, i48 %or_ln77_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2599 'bitconcatenate' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%or_ln77_4 = or i208 %tmp_254, i208 %sext_ln77_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2600 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_639 = partselect i48 @_ssdm_op_PartSelect.i48.i256.i32.i32, i256 %or_ln77_2, i32 208, i32 255" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2601 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_255 = bitconcatenate i304 @_ssdm_op_BitConcatenate.i304.i16.i16.i16.i48.i208, i16 0, i16 %sext_ln77_11, i16 0, i48 %tmp_639, i208 %or_ln77_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2602 'bitconcatenate' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%or_ln77_5 = or i304 %tmp_255, i304 %sext_ln77_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2603 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_640 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_18, i16 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2604 'bitconcatenate' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_17 = sext i30 %tmp_640" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2605 'sext' 'sext_ln77_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_641 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i32, i15 %res_V_20, i16 %sext_ln77_13, i32 %sext_ln77_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2606 'bitconcatenate' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%sext_ln77_18 = sext i63 %tmp_641" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2607 'sext' 'sext_ln77_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_6)   --->   "%tmp_256 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i16.i64.i304, i16 0, i64 %sext_ln77_18, i304 %or_ln77_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2608 'bitconcatenate' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2609 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln77_6 = or i384 %tmp_256, i384 %sext_ln77_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2609 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln77_19 = sext i14 %res_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2610 'sext' 'sext_ln77_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln77_20 = sext i15 %res_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2611 'sext' 'sext_ln77_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_26, i16 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2612 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln77_21 = sext i30 %tmp_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2613 'sext' 'sext_ln77_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2614 [1/1] (0.00ns)   --->   "%or_ln77_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i32.i16.i15.i1.i16.i16.i384, i16 %res_V_28, i16 %res_V_27, i32 %sext_ln77_21, i16 %res_V_25, i15 %sext_ln77_15, i1 %trunc_ln77, i16 %sext_ln77_20, i16 %sext_ln77_19, i384 %or_ln77_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2614 'bitconcatenate' 'or_ln77_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2615 [1/1] (0.00ns)   --->   "%or_ln77_7 = or i512 %or_ln77_s, i512 47610843796259433758542906711895849018300925825406155721705563231327713499784784108076509403063230489847601427945191537162660427697110384640" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2615 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %or_ln77_7, i32 16, i32 511" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2616 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2617 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i496.i16, i496 %tmp_31, i16 %sext_ln813_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2617 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2618 [1/1] (1.21ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer5_out, i512 %p_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 2618 'write' 'write_ln77' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 1> <FIFO>
ST_5 : Operation 2619 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 2619 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) on port 'layer4_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) [5]  (1.22 ns)
	'add' operation ('add_ln813_291') [2304]  (0 ns)
	'add' operation ('add_ln813_292') [2305]  (0.723 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln813_22') [1842]  (0 ns)
	'add' operation ('add_ln813_23') [1843]  (0.797 ns)
	'add' operation ('add_ln813_24') [1845]  (0 ns)
	'add' operation ('add_ln813_25') [1846]  (0.756 ns)
	'add' operation ('add_ln813_27') [1849]  (0 ns)
	'add' operation ('add_ln813_28') [1850]  (0.736 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'sub' operation ('r.V') [974]  (0.706 ns)
	'add' operation ('add_ln813_409') [2504]  (0.838 ns)
	'add' operation ('add_ln813_410') [2506]  (0.797 ns)

 <State 4>: 2.24ns
The critical path consists of the following:
	'add' operation ('add_ln813_117') [2001]  (0.765 ns)
	'add' operation ('add_ln813_122') [2010]  (0 ns)
	'add' operation ('add_ln813_124') [2013]  (0.695 ns)
	'add' operation ('res.V') [2020]  (0.775 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'or' operation ('or_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2585]  (0 ns)
	'or' operation ('or_ln77_1', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2589]  (0 ns)
	'or' operation ('or_ln77_2', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2591]  (0.294 ns)
	'or' operation ('or_ln77_3', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2594]  (0 ns)
	'or' operation ('or_ln77_4', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2597]  (0 ns)
	'or' operation ('or_ln77_5', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2600]  (0 ns)
	'or' operation ('or_ln77_6', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2606]  (0.309 ns)
	'or' operation ('or_ln77_7', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2612]  (0 ns)
	fifo write operation ('write_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) on port 'layer5_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [2615]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
