# Day 01 â€“ AND Gate

## Description
2-input AND gate implemented using structural Verilog.

## Files
- and_gate.v
- and_gate_tb.v

## Tool
- Xilinx Vivado
