#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 12 13:58:58 2021
# Process ID: 14052
# Current directory: D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1
# Command line: vivado.exe -log lab1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1.tcl
# Log file: D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1/lab1.vds
# Journal file: D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab1.tcl -notrace
Command: synth_design -top lab1 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 863.480 ; gain = 177.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/lab1.vhdl:32]
INFO: [Synth 8-3491] module 'video' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:26' bound to instance 'video_inst' of component 'video' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/lab1.vhdl:112]
INFO: [Synth 8-638] synthesizing module 'video' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1/.Xil/Vivado-14052-QuitStealingMyPaper/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'mmcm_adv_inst_display_clocks' of component 'clk_wiz_0' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:86]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1/.Xil/Vivado-14052-QuitStealingMyPaper/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'vga' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:23' bound to instance 'Inst_vga' of component 'vga' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:97]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:42]
INFO: [Synth 8-3491] module 'scopeFace' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:23' bound to instance 'scope' of component 'scopeFace' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:81]
INFO: [Synth 8-638] synthesizing module 'scopeFace' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:38]
WARNING: [Synth 8-3848] Net red in module/entity scopeFace does not have driver. [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'scopeFace' (1#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/scopeFace.vhd:38]
	Parameter countLimit bound to: 799 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:24' bound to instance 'Column_Counter' of component 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 799 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rollSynch_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 524 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:24' bound to instance 'Row_Counter' of component 'Counter' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
	Parameter countLimit bound to: 524 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rollSynch_reg was removed.  [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (2#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Desktop/counter.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd:42]
INFO: [Synth 8-638] synthesizing module 'dvid' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:31]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_red' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'TDMS_encoder' (4#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:22]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_green' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:57]
INFO: [Synth 8-3491] module 'TDMS_encoder' declared at 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl:14' bound to instance 'TDMS_encoder_blue' of component 'TDMS_encoder' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:58]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_red' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:60]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_green' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:63]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_blue' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:66]
	Parameter DDR_ALIGNMENT bound to: C0 - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR2_clock' to cell 'ODDR2' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:69]
INFO: [Synth 8-256] done synthesizing module 'dvid' (5#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl:31]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:138]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:140]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:142]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:144]
INFO: [Synth 8-256] done synthesizing module 'video' (6#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl:42]
INFO: [Synth 8-256] done synthesizing module 'lab1' (7#1) [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/lab1.vhdl:32]
WARNING: [Synth 8-3331] design scopeFace has unconnected port ch1_enb
WARNING: [Synth 8-3331] design scopeFace has unconnected port ch2_enb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 929.531 ; gain = 243.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 929.531 ; gain = 243.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 929.531 ; gain = 243.781
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_n' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'video_inst/mmcm_adv_inst_display_clocks'
Finished Parsing XDC File [d:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'video_inst/mmcm_adv_inst_display_clocks'
Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/constrs_1/imports/Code/Lab1.xdc]
Finished Parsing XDC File [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/constrs_1/imports/Code/Lab1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/constrs_1/imports/Code/Lab1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1058.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1058.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for video_inst/mmcm_adv_inst_display_clocks. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 17    
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	  11 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	  10 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 14    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 7     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module scopeFace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TDMS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	  10 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module dvid 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design vga has unconnected port ch1_enb
WARNING: [Synth 8-3331] design vga has unconnected port ch2_enb
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[7]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[6]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[7]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[6]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[7]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[6]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[5]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[7]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[6]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[5]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[7]' (FD) to 'video_inst/inst_dvid/latched_green_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[4]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[6]' (FD) to 'video_inst/inst_dvid/latched_green_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[5]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[3]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[7]' (FD) to 'video_inst/inst_dvid/latched_red_reg[5]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[4]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[6]' (FD) to 'video_inst/inst_dvid/latched_red_reg[4]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[3]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[5]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[4]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[3]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[5]' (FD) to 'video_inst/inst_dvid/latched_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[4]' (FD) to 'video_inst/inst_dvid/latched_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[3]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[5]' (FD) to 'video_inst/inst_dvid/latched_red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigger_volt_inferred__0/\trigger_volt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trigger_time_inferred__0/\trigger_time_reg[0] )
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[4]' (FD) to 'video_inst/inst_dvid/latched_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[3]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[1]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[3]' (FD) to 'video_inst/inst_dvid/latched_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[1]' (FD) to 'video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[3]' (FD) to 'video_inst/inst_dvid/latched_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_blue_reg[1]' (FD) to 'video_inst/inst_dvid/latched_blue_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_green_reg[1]' (FD) to 'video_inst/inst_dvid/latched_green_reg[0]'
INFO: [Synth 8-3886] merging instance 'video_inst/inst_dvid/latched_red_reg[1]' (FD) to 'video_inst/inst_dvid/latched_red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_inst/mmcm_adv_inst_display_clocks/clk_out1' to pin 'video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_inst/mmcm_adv_inst_display_clocks/clk_out2' to pin 'video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_inst/mmcm_adv_inst_display_clocks/clk_out3' to pin 'video_inst/mmcm_adv_inst_display_clocks/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1058.984 ; gain = 373.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1070.918 ; gain = 385.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1078.859 ; gain = 393.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    12|
|3     |LUT1             |     5|
|4     |LUT2             |    80|
|5     |LUT3             |    23|
|6     |LUT4             |    51|
|7     |LUT5             |    51|
|8     |LUT6             |   155|
|9     |ODDR2            |     4|
|10    |FDRE             |   103|
|11    |FDSE             |    22|
|12    |IBUF             |     6|
|13    |OBUFDS           |     4|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------+------+
|      |Instance                 |Module                  |Cells |
+------+-------------------------+------------------------+------+
|1     |top                      |                        |   519|
|2     |  video_inst             |video                   |   443|
|3     |    Inst_vga             |vga                     |   296|
|4     |      Column_Counter     |Counter                 |   160|
|5     |      Row_Counter        |Counter__parameterized1 |   126|
|6     |      scope              |scopeFace               |    10|
|7     |    inst_dvid            |dvid                    |   140|
|8     |      TDMS_encoder_blue  |TDMS_encoder            |    13|
|9     |      TDMS_encoder_green |TDMS_encoder_0          |    15|
|10    |      TDMS_encoder_red   |TDMS_encoder_1          |    27|
+------+-------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1084.680 ; gain = 269.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1084.680 ; gain = 398.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_red' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_green' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_blue' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'video_inst/inst_dvid/ODDR2_clock' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'clk_out3' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1101.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  ODDR2 => ODDR: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1101.305 ; gain = 705.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.305 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.runs/synth_1/lab1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab1_utilization_synth.rpt -pb lab1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 12 13:59:56 2021...
