Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 23 18:27:27 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file master_controller_timing_summary_routed.rpt -rpx master_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : master_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 90 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.873        0.000                      0                  163        0.164        0.000                      0                  163        3.000        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          4.873        0.000                      0                  146        0.238        0.000                      0                  146        4.500        0.000                       0                    75  
  clk_50MHz_clk_generator           7.736        0.000                      0                   16        0.250        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        4.874        0.000                      0                  146        0.238        0.000                      0                  146        4.500        0.000                       0                    75  
  clk_50MHz_clk_generator_1         7.736        0.000                      0                   16        0.250        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          7.683        0.000                      0                    1        0.167        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          4.873        0.000                      0                  146        0.164        0.000                      0                  146  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          7.683        0.000                      0                    1        0.167        0.000                      0                    1  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.674        0.000                      0                    1        0.181        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.674        0.000                      0                    1        0.181        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.736        0.000                      0                   16        0.175        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        4.873        0.000                      0                  146        0.164        0.000                      0                  146  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        7.683        0.000                      0                    1        0.167        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        7.684        0.000                      0                    1        0.168        0.000                      0                    1  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.674        0.000                      0                    1        0.181        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.736        0.000                      0                   16        0.175        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.675        0.000                      0                    1        0.182        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.441ns (47.464%)  route 2.702ns (52.535%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.321 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.321    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.428ns (47.331%)  route 2.702ns (52.669%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.308    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.420ns (47.249%)  route 2.702ns (52.751%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.300 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.300    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.344ns (46.455%)  route 2.702ns (53.545%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.224 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.224    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.324ns (46.241%)  route 2.702ns (53.759%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.204 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.204    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.311ns (46.102%)  route 2.702ns (53.898%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.191 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.303ns (46.016%)  route 2.702ns (53.984%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.183 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.183    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.227ns (45.183%)  route 2.702ns (54.817%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.107 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.107    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.207ns (44.960%)  route 2.702ns (55.040%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.087 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.087    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.194ns (44.814%)  route 2.702ns (55.186%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.074 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.074    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.321    displays/counter_assig/counter_reg[0]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.192 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.192    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.871    -0.802    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.238    -0.564    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  displays/curr_display_reg[2]/Q
                         net (fo=15, routed)          0.168    -0.255    displays/curr_display[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  displays/curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    displays/curr_display[2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091    -0.473    displays/curr_display_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.567    -0.597    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.246    SAMP/counter32[1]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.043    -0.203 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    SAMP/counter32_next[2]
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.838    -0.835    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.131    -0.466    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.272    displays/counter_assig/counter_reg[22]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.428    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[30]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.274    displays/counter_assig/counter_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[26]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.311    write_address[8]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  write_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_7
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.464    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.307    write_address[10]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_5
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.464    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      displays/counter_assig/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84      displays/curr_display_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109     start_reading_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y110     write_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y110     write_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.704ns (32.087%)  route 1.490ns (67.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.361 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.704ns (32.252%)  route 1.479ns (67.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.350 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.350    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.730ns (32.883%)  route 1.490ns (67.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.150     1.387 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.730ns (33.050%)  route 1.479ns (66.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.376    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.624%)  route 1.378ns (70.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.921     1.125    SAMP/sc_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    SAMP/CLK
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.067     9.002    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.715ns (41.206%)  route 1.020ns (58.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.718     0.902    SAMP/p_0_in
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.584     8.563    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.139    
                         clock uncertainty           -0.074     9.064    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.067     8.997    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.715ns (41.182%)  route 1.021ns (58.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.719     0.903    SAMP/p_0_in
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.367%)  route 1.158ns (66.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.701     0.905    SAMP/sc_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.124    
                         clock uncertainty           -0.074     9.049    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)       -0.031     9.018    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.120%)  route 0.942ns (61.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.485     0.688    SAMP/sc_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.475    SAMP/count_reg_n_0_[2]
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.327     0.802 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.802    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.075     9.167    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.211 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[4]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.460    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092    -0.476    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.303    SAMP/count_reg_n_0_[4]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/plusOp[5]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.475    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.460    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091    -0.477    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    SAMP/plusOp[3]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.475    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    SAMP/plusOp[1]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.476    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.229    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SAMP/mc_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.478    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y109     SAMP/sc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.441ns (47.464%)  route 2.702ns (52.535%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.321 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.321    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.109     9.195    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.428ns (47.331%)  route 2.702ns (52.669%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.308    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.195    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.420ns (47.249%)  route 2.702ns (52.751%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.300 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.300    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.195    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.344ns (46.455%)  route 2.702ns (53.545%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.224 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.224    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.195    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.324ns (46.241%)  route 2.702ns (53.759%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.204 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.204    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.195    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.311ns (46.102%)  route 2.702ns (53.898%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.191 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.303ns (46.016%)  route 2.702ns (53.984%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.183 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.183    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.227ns (45.183%)  route 2.702ns (54.817%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.107 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.107    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.207ns (44.960%)  route 2.702ns (55.040%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.087 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.087    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.194ns (44.814%)  route 2.702ns (55.186%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.074 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.074    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.321    displays/counter_assig/counter_reg[0]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.192 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.192    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.871    -0.802    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.238    -0.564    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  displays/curr_display_reg[2]/Q
                         net (fo=15, routed)          0.168    -0.255    displays/curr_display[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  displays/curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    displays/curr_display[2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091    -0.473    displays/curr_display_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.567    -0.597    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.246    SAMP/counter32[1]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.043    -0.203 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    SAMP/counter32_next[2]
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.838    -0.835    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.131    -0.466    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.272    displays/counter_assig/counter_reg[22]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.428    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[30]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.427    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.274    displays/counter_assig/counter_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[26]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.427    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.311    write_address[8]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  write_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_7
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.464    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.307    write_address[10]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_5
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.464    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84      displays/counter_assig/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84      displays/curr_display_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109     start_reading_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y110     write_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y110     write_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y108     write_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_in_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y111     SAMP/sample_towrite_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.704ns (32.087%)  route 1.490ns (67.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.361 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.029     9.097    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.704ns (32.252%)  route 1.479ns (67.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.350 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.350    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031     9.099    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.730ns (32.883%)  route 1.490ns (67.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.150     1.387 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.143    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.730ns (33.050%)  route 1.479ns (66.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.376    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.143    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.624%)  route 1.378ns (70.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.921     1.125    SAMP/sc_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    SAMP/CLK
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.067     9.003    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.003    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             8.096ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.715ns (41.206%)  route 1.020ns (58.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.718     0.902    SAMP/p_0_in
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.584     8.563    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.067     8.998    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.096    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.715ns (41.182%)  route 1.021ns (58.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.719     0.903    SAMP/p_0_in
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.067     9.002    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.367%)  route 1.158ns (66.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.701     0.905    SAMP/sc_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.124    
                         clock uncertainty           -0.074     9.050    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)       -0.031     9.019    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.120%)  route 0.942ns (61.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.485     0.688    SAMP/sc_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.081     8.988    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.475    SAMP/count_reg_n_0_[2]
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.327     0.802 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.802    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.093    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.075     9.168    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.211 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.461    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[4]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.460    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092    -0.476    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.303    SAMP/count_reg_n_0_[4]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/plusOp[5]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.475    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.460    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091    -0.477    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    SAMP/plusOp[3]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.475    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    SAMP/plusOp[1]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.476    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.229    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SAMP/mc_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.478    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y109     SAMP/sc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y109     SAMP/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109     SAMP/sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y105     SAMP/sc_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107     SAMP/sc_reg_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y109     SAMP/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.837%)  route 1.364ns (70.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.364     0.987    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.111 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.111    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.160%)  route 0.584ns (75.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.584     0.157    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.202 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.202    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.441ns (47.464%)  route 2.702ns (52.535%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.321 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.321    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.428ns (47.331%)  route 2.702ns (52.669%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.308    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.420ns (47.249%)  route 2.702ns (52.751%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.300 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.300    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.344ns (46.455%)  route 2.702ns (53.545%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.224 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.224    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.324ns (46.241%)  route 2.702ns (53.759%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.204 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.204    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.311ns (46.102%)  route 2.702ns (53.898%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.191 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.303ns (46.016%)  route 2.702ns (53.984%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.183 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.183    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.227ns (45.183%)  route 2.702ns (54.817%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.107 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.107    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.207ns (44.960%)  route 2.702ns (55.040%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.087 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.087    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.194ns (44.814%)  route 2.702ns (55.186%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.074 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.074    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.321    displays/counter_assig/counter_reg[0]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.192 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.192    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.871    -0.802    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  displays/curr_display_reg[2]/Q
                         net (fo=15, routed)          0.168    -0.255    displays/curr_display[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  displays/curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    displays/curr_display[2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091    -0.399    displays/curr_display_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.567    -0.597    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.246    SAMP/counter32[1]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.043    -0.203 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    SAMP/counter32_next[2]
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.838    -0.835    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.131    -0.392    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.272    displays/counter_assig/counter_reg[22]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.354    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[30]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.353    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.274    displays/counter_assig/counter_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[26]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.353    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.311    write_address[8]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  write_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_7
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.390    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.307    write_address[10]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_5
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.390    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.837%)  route 1.364ns (70.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.364     0.987    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.111 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.111    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.160%)  route 0.584ns (75.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.584     0.157    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.202 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.202    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.540%)  route 1.402ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.402     1.024    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.067     8.698    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.623     0.195    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.070     0.014    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.540%)  route 1.402ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.402     1.024    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.067     8.698    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.623     0.195    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.070     0.014    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.704ns (32.087%)  route 1.490ns (67.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.361 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.704ns (32.252%)  route 1.479ns (67.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.350 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.350    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.730ns (32.883%)  route 1.490ns (67.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.150     1.387 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.730ns (33.050%)  route 1.479ns (66.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.376    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.624%)  route 1.378ns (70.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.921     1.125    SAMP/sc_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    SAMP/CLK
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.067     9.002    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.715ns (41.206%)  route 1.020ns (58.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.718     0.902    SAMP/p_0_in
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.584     8.563    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.139    
                         clock uncertainty           -0.074     9.064    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.067     8.997    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.715ns (41.182%)  route 1.021ns (58.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.719     0.903    SAMP/p_0_in
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.367%)  route 1.158ns (66.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.701     0.905    SAMP/sc_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.124    
                         clock uncertainty           -0.074     9.049    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)       -0.031     9.018    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.120%)  route 0.942ns (61.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.485     0.688    SAMP/sc_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.475    SAMP/count_reg_n_0_[2]
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.327     0.802 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.802    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.075     9.167    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.211 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[4]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.386    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092    -0.402    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.303    SAMP/count_reg_n_0_[4]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/plusOp[5]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.401    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.386    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091    -0.403    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    SAMP/plusOp[3]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.401    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    SAMP/plusOp[1]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.402    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.229    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SAMP/mc_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.404    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.441ns (47.464%)  route 2.702ns (52.535%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  displays/counter_assig/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    displays/counter_assig/counter_reg[28]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.321 r  displays/counter_assig/counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.321    displays/counter_assig/counter_reg[32]_i_1_n_7
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y92          FDRE                                         r  displays/counter_assig/counter_reg[32]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[32]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.428ns (47.331%)  route 2.702ns (52.669%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  displays/counter_assig/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.308    displays/counter_assig/counter_reg[28]_i_1_n_6
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[29]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.420ns (47.249%)  route 2.702ns (52.751%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.300 r  displays/counter_assig/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.300    displays/counter_assig/counter_reg[28]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[31]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 2.344ns (46.455%)  route 2.702ns (53.545%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.224 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.224    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.324ns (46.241%)  route 2.702ns (53.759%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  displays/counter_assig/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    displays/counter_assig/counter_reg[24]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.204 r  displays/counter_assig/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.204    displays/counter_assig/counter_reg[28]_i_1_n_7
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.604     8.584    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[28]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.311ns (46.102%)  route 2.702ns (53.898%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.191 r  displays/counter_assig/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.191    displays/counter_assig/counter_reg[24]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[25]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.303ns (46.016%)  route 2.702ns (53.984%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.183 r  displays/counter_assig/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.183    displays/counter_assig/counter_reg[24]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[27]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 2.227ns (45.183%)  route 2.702ns (54.817%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.107 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.107    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.207ns (44.960%)  route 2.702ns (55.040%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  displays/counter_assig/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.868    displays/counter_assig/counter_reg[20]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.087 r  displays/counter_assig/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.087    displays/counter_assig/counter_reg[24]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[24]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.194ns (44.814%)  route 2.702ns (55.186%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.718    -0.822    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518    -0.304 r  displays/counter_assig/counter_reg[1]/Q
                         net (fo=2, routed)           1.094     0.790    displays/counter_assig/counter_reg[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     0.914 r  displays/counter_assig/curr_display[2]_i_9/O
                         net (fo=1, routed)           0.409     1.322    displays/counter_assig/curr_display[2]_i_9_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.446 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=15, routed)          1.200     2.646    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.124     2.770 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.770    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.283 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.283    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.400 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.400    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.517 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.517    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.634 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.634    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  displays/counter_assig/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.751    displays/counter_assig/counter_reg[16]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.074 r  displays/counter_assig/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.074    displays/counter_assig/counter_reg[20]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[21]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.321    displays/counter_assig/counter_reg[0]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.192 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.192    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.871    -0.802    displays/counter_assig/clk_100MHz
    SLICE_X2Y84          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  displays/curr_display_reg[2]/Q
                         net (fo=15, routed)          0.168    -0.255    displays/curr_display[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  displays/curr_display[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    displays/curr_display[2]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/clk_100MHz
    SLICE_X3Y85          FDRE                                         r  displays/curr_display_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091    -0.399    displays/curr_display_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.567    -0.597    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  SAMP/counter32_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.246    SAMP/counter32[1]
    SLICE_X10Y111        LUT3 (Prop_lut3_I1_O)        0.043    -0.203 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    SAMP/counter32_next[2]
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.838    -0.835    SAMP/clk_100MHz
    SLICE_X10Y111        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.131    -0.392    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y85          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.272    displays/counter_assig/counter_reg[22]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.162 r  displays/counter_assig/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    displays/counter_assig/counter_reg[20]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[22]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134    -0.354    displays/counter_assig/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[30]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[28]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y91          FDRE                                         r  displays/counter_assig/counter_reg[30]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134    -0.353    displays/counter_assig/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.274    displays/counter_assig/counter_reg[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.603    -0.561    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  displays/counter_assig/counter_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.271    displays/counter_assig/counter_reg[26]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.161 r  displays/counter_assig/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    displays/counter_assig/counter_reg[24]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.876    -0.797    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[26]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134    -0.353    displays/counter_assig/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.311    write_address[8]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  write_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_7
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.390    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  write_address_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.307    write_address[10]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  write_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    write_address_reg[8]_i_1_n_5
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    clk_100MHz
    SLICE_X7Y110         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.105    -0.390    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.837%)  route 1.364ns (70.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.364     0.987    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.111 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.111    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.794    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.160%)  route 0.584ns (75.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.584     0.157    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.202 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.202    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.035    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.580ns (29.837%)  route 1.364ns (70.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           1.364     0.987    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.124     1.111 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.111    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.585     8.564    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.766    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029     8.795    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  7.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.160%)  route 0.584ns (75.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X1Y110         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  SAMP/lr_reg/Q
                         net (fo=1, routed)           0.584     0.157    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.045     0.202 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.202    SAMP/init_next_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.866    -0.807    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.091     0.034    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.540%)  route 1.402ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.402     1.024    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.765    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.067     8.698    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.623     0.195    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.056    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.070     0.014    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.704ns (32.087%)  route 1.490ns (67.913%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.361 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.361    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.029     9.096    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.704ns (32.252%)  route 1.479ns (67.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT4 (Prop_lut4_I1_O)        0.124     1.350 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.350    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031     9.098    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.730ns (32.883%)  route 1.490ns (67.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.594     1.237    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.150     1.387 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.730ns (33.050%)  route 1.479ns (66.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.896     0.519    SAMP/count_reg__0[3]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124     0.643 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.583     1.226    SAMP/count[9]_i_2_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.150     1.376 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.376    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.075     9.142    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.624%)  route 1.378ns (70.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.921     1.125    SAMP/sc_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.589     8.568    SAMP/CLK
    SLICE_X0Y105         FDRE                                         r  SAMP/sc_reg_lopt_replica/C
                         clock pessimism              0.576     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)       -0.067     9.002    SAMP/sc_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.715ns (41.206%)  route 1.020ns (58.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.718     0.902    SAMP/p_0_in
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.584     8.563    SAMP/CLK
    SLICE_X0Y113         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.139    
                         clock uncertainty           -0.074     9.064    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.067     8.997    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.715ns (41.182%)  route 1.021ns (58.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.419    -0.414 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.302    -0.112    SAMP/count_reg__0[9]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.296     0.184 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.719     0.903    SAMP/p_0_in
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/lr_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.067     9.001    SAMP/lr_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  8.098    

Slack (MET) :             8.113ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.580ns (33.367%)  route 1.158ns (66.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.701     0.905    SAMP/sc_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X6Y109         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.560     9.124    
                         clock uncertainty           -0.074     9.049    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)       -0.031     9.018    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  8.113    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.120%)  route 0.942ns (61.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  SAMP/count_reg[3]/Q
                         net (fo=5, routed)           0.457     0.080    SAMP/count_reg__0[3]
    SLICE_X1Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.204 r  SAMP/sc_i_1/O
                         net (fo=3, routed)           0.485     0.688    SAMP/sc_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.588     8.567    SAMP/CLK
    SLICE_X0Y107         FDRE                                         r  SAMP/sc_reg_lopt_replica_2/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.081     8.987    SAMP/sc_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.366ns  (required time - arrival time)
  Source:                 SAMP/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.629%)  route 0.889ns (54.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.707    -0.833    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.414 r  SAMP/count_reg[2]/Q
                         net (fo=5, routed)           0.889     0.475    SAMP/count_reg_n_0_[2]
    SLICE_X0Y109         LUT3 (Prop_lut3_I2_O)        0.327     0.802 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.802    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.587     8.566    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.601     9.167    
                         clock uncertainty           -0.074     9.092    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.075     9.167    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.043    -0.211 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    SAMP/plusOp[9]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT3 (Prop_lut3_I1_O)        0.042    -0.201 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    SAMP/plusOp[7]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107    -0.387    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.043    -0.198 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[4]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.386    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.842%)  route 0.173ns (48.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.173    -0.254    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT4 (Prop_lut4_I0_O)        0.045    -0.209 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    SAMP/plusOp[8]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092    -0.402    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SAMP/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SAMP/count_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.303    SAMP/count_reg_n_0_[4]
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    SAMP/plusOp[5]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.401    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT3 (Prop_lut3_I1_O)        0.042    -0.188 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    SAMP/plusOp[2]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.107    -0.386    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.184    -0.243    SAMP/count_reg_n_0_[6]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    SAMP/plusOp[6]
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    SAMP/CLK
    SLICE_X0Y110         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091    -0.403    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.241    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT4 (Prop_lut4_I0_O)        0.045    -0.196 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    SAMP/plusOp[3]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.401    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.597    -0.567    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.230    SAMP/count_reg_n_0_[1]
    SLICE_X0Y109         LUT2 (Prop_lut2_I1_O)        0.045    -0.185 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    SAMP/plusOp[1]
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.870    -0.803    SAMP/CLK
    SLICE_X0Y109         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091    -0.402    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.199    -0.229    SAMP/MCLK_DAC_OBUF
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.184    SAMP/mc_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X0Y112         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.404    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.540%)  route 1.402ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          1.706    -0.834    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.402     1.024    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.959    
                         clock uncertainty           -0.194     8.766    
    SLICE_X5Y110         FDRE (Setup_fdre_C_D)       -0.067     8.699    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=73, routed)          0.595    -0.569    SAMP/clk_100MHz
    SLICE_X4Y110         FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.623     0.195    SAMP/init_next
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X5Y110         FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.070     0.013    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.182    





