#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x6521512cc0f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6521512cc280 .scope module, "tb_functional_verify" "tb_functional_verify" 3 4;
 .timescale -9 -12;
v0x65215137b840_0 .var "clk", 0 0;
v0x65215137b900_0 .var/i "cycle_count", 31 0;
v0x65215137b9c0_0 .var "din", 15 0;
v0x65215137bac0_0 .net "dout", 15 0, v0x65215137b0a0_0;  1 drivers
v0x65215137bb90_0 .var/i "errors", 31 0;
v0x65215137bc50_0 .var "sys_rst", 0 0;
S_0x6521513330b0 .scope module, "dut" "top" 3 12, 4 52 0, S_0x6521512cc280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_rst";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /OUTPUT 16 "dout";
P_0x652151333290 .param/l "dec_exec_inst" 0 4 117, +C4<00000000000000000000000000000010>;
P_0x6521513332d0 .param/l "delay_next_inst" 0 4 117, +C4<00000000000000000000000000000101>;
P_0x652151333310 .param/l "fetch_inst" 0 4 117, +C4<00000000000000000000000000000001>;
P_0x652151333350 .param/l "idle" 0 4 117, +C4<00000000000000000000000000000000>;
P_0x652151333390 .param/l "next_inst" 0 4 117, +C4<00000000000000000000000000000011>;
P_0x6521513333d0 .param/l "sense_halt" 0 4 117, +C4<00000000000000000000000000000100>;
v0x65215130b220 .array "GPR", 0 31, 15 0;
v0x65215134bb70_0 .var "IR", 31 0;
v0x65215134d8e0_0 .var "PC", 3 0;
v0x65215134fee0_0 .var "SGPR", 15 0;
v0x6521512f7a60_0 .var "carry", 0 0;
v0x65215137ad20_0 .net "clk", 0 0, v0x65215137b840_0;  1 drivers
v0x65215137ade0_0 .var "count", 2 0;
v0x65215137aee0 .array "data_mem", 0 15, 15 0;
v0x65215137afe0_0 .net "din", 15 0, v0x65215137b9c0_0;  1 drivers
v0x65215137b0a0_0 .var "dout", 15 0;
v0x65215137b180_0 .var "jmp_flag", 0 0;
v0x65215137b240_0 .var "next_state", 2 0;
v0x65215137b320_0 .var "overflow", 0 0;
v0x65215137b3e0_0 .var "sign", 0 0;
v0x65215137b4a0_0 .var "state", 2 0;
v0x65215137b580_0 .var "stop", 0 0;
v0x65215137b640_0 .net "sys_rst", 0 0, v0x65215137bc50_0;  1 drivers
v0x65215137b700_0 .var "zero", 0 0;
E_0x6521513350e0 .event posedge, v0x65215137ad20_0;
E_0x652151333bb0 .event anyedge, v0x65215137b4a0_0, v0x65215137ade0_0, v0x65215137b580_0, v0x65215137b640_0;
S_0x65215135b870 .scope function.vec4.s32, "inst_rom" "inst_rom" 4 64, 4 64 0, S_0x6521513330b0;
 .timescale -9 -12;
v0x65215130b500_0 .var "addr", 3 0;
; Variable inst_rom is vec4 return value of scope S_0x65215135b870
TD_tb_functional_verify.dut.inst_rom ;
    %load/vec4 v0x65215130b500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 3623878656, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 134283269, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 138477574, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 142671872, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 146866182, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 277086208, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 415694849, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 3221225476, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 151257088, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 3623878656, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to inst_rom (store_vec4_to_lval)
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6521513330b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215134bb70_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x65215134fee0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6521512f7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b580_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x65215137b4a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x65215137ade0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x65215134d8e0_0, 0, 4;
    %end;
    .thread T_1, $init;
    .scope S_0x6521513330b0;
T_2 ;
    %wait E_0x6521513350e0;
    %load/vec4 v0x65215137b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137b4a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x65215137b240_0;
    %assign/vec4 v0x65215137b4a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6521513330b0;
T_3 ;
    %wait E_0x652151333bb0;
    %load/vec4 v0x65215137b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x65215137ade0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
T_3.9 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x65215137b580_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x65215137b640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x65215137b240_0, 0, 3;
T_3.13 ;
T_3.11 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x6521513330b0;
T_4 ;
    %wait E_0x6521513350e0;
    %load/vec4 v0x65215137b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x65215134d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65215134bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6521512f7a60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x65215137b0a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x65215137b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x65215134d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65215134bb70_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %load/vec4 v0x65215134d8e0_0;
    %store/vec4 v0x65215130b500_0, 0, 4;
    %callf/vec4 TD_tb_functional_verify.dut.inst_rom, S_0x65215135b870;
    %assign/vec4 v0x65215134bb70_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x65215137b580_0, 0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.37;
T_4.10 ;
    %load/vec4 v0x65215134fee0_0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.37;
T_4.11 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.39 ;
    %jmp T_4.37;
T_4.12 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %add;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %add;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.43, 8;
T_4.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.43, 8;
 ; End of false expr.
    %blend;
T_4.43;
    %assign/vec4 v0x65215137b700_0, 0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x65215137b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x6521512f7a60_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %add;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %add;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_4.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %assign/vec4 v0x65215137b700_0, 0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x65215137b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x6521512f7a60_0, 0;
T_4.41 ;
    %jmp T_4.37;
T_4.13 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %sub;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %sub;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_4.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %assign/vec4 v0x65215137b700_0, 0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x65215137b3e0_0, 0;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %sub;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %sub;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.51, 8;
T_4.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.51, 8;
 ; End of false expr.
    %blend;
T_4.51;
    %assign/vec4 v0x65215137b700_0, 0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %assign/vec4 v0x65215137b3e0_0, 0;
T_4.47 ;
    %jmp T_4.37;
T_4.14 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.52, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %mul;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x65215134fee0_0, 0;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %mul;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x65215134fee0_0, 0;
T_4.53 ;
    %jmp T_4.37;
T_4.15 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %or;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.55;
T_4.54 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %or;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.55 ;
    %jmp T_4.37;
T_4.16 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.56, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %and;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.57;
T_4.56 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %and;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.57 ;
    %jmp T_4.37;
T_4.17 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %xor;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.59;
T_4.58 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %xor;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.59 ;
    %jmp T_4.37;
T_4.18 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %xnor;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.61;
T_4.60 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %xnor;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.61 ;
    %jmp T_4.37;
T_4.19 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.62, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %and;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.63;
T_4.62 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %and;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.63 ;
    %jmp T_4.37;
T_4.20 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.64, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %or;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.65;
T_4.64 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %or;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.65 ;
    %jmp T_4.37;
T_4.21 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.66, 8;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.67;
T_4.66 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %inv;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
T_4.67 ;
    %jmp T_4.37;
T_4.22 ;
    %load/vec4 v0x65215137afe0_0;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215137aee0, 0, 4;
    %jmp T_4.37;
T_4.23 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x65215130b220, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215137aee0, 0, 4;
    %jmp T_4.37;
T_4.24 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x65215137aee0, 4;
    %assign/vec4 v0x65215137b0a0_0, 0;
    %jmp T_4.37;
T_4.25 ;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 16, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x65215137aee0, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65215130b220, 0, 4;
    %jmp T_4.37;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.27 ;
    %load/vec4 v0x6521512f7a60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.69, 8;
T_4.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.69, 8;
 ; End of false expr.
    %blend;
T_4.69;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.28 ;
    %load/vec4 v0x65215137b3e0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.29 ;
    %load/vec4 v0x65215137b700_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.30 ;
    %load/vec4 v0x65215137b320_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.74, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.75, 8;
T_4.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.75, 8;
 ; End of false expr.
    %blend;
T_4.75;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.31 ;
    %load/vec4 v0x6521512f7a60_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.76, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.77, 8;
T_4.76 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.77, 8;
 ; End of false expr.
    %blend;
T_4.77;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.32 ;
    %load/vec4 v0x65215137b3e0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.78, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.79, 8;
T_4.78 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.79, 8;
 ; End of false expr.
    %blend;
T_4.79;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.33 ;
    %load/vec4 v0x65215137b700_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.80, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.81, 8;
T_4.80 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.81, 8;
 ; End of false expr.
    %blend;
T_4.81;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.34 ;
    %load/vec4 v0x65215137b320_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.82, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.83, 8;
T_4.82 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.83, 8;
 ; End of false expr.
    %blend;
T_4.83;
    %assign/vec4 v0x65215137b180_0, 0;
    %jmp T_4.37;
T_4.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x65215137b580_0, 0;
    %jmp T_4.37;
T_4.37 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x65215137ade0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %load/vec4 v0x65215137b180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.84, 4;
    %load/vec4 v0x65215134bb70_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x65215134d8e0_0, 0;
    %jmp T_4.85;
T_4.84 ;
    %load/vec4 v0x65215134d8e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x65215134d8e0_0, 0;
T_4.85 ;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x65215137ade0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6521512cc280;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137bc50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x65215137b9c0_0, 0, 16;
    %end;
    .thread T_5, $init;
    .scope S_0x6521512cc280;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x65215137b840_0;
    %inv;
    %store/vec4 v0x65215137b840_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6521512cc280;
T_7 ;
    %vpi_call/w 3 26 "$dumpfile", "tb_functional_verify.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6521512cc280 {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x65215130b220, 0>, &A<v0x65215130b220, 1>, &A<v0x65215130b220, 2>, &A<v0x65215130b220, 3>, &A<v0x65215130b220, 4> {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x65215130b220, 5>, &A<v0x65215130b220, 6>, &A<v0x65215130b220, 7>, &A<v0x65215130b220, 8>, &A<v0x65215130b220, 9> {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000001, v0x65215134bb70_0, v0x65215134d8e0_0, v0x65215137b4a0_0, v0x65215137b580_0 {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000001, v0x65215137b700_0, v0x65215137b3e0_0, v0x6521512f7a60_0, v0x65215137b320_0, v0x65215137b180_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65215137b900_0, 0, 32;
    %vpi_call/w 3 40 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 41 "$display", "miniRISC Synthesizable Design - Test Start" {0 0 0};
    %vpi_call/w 3 42 "$display", "===========================================" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65215137bc50_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6521513350e0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65215137bc50_0, 0, 1;
    %vpi_call/w 3 49 "$display", "Reset released at cycle %0d", v0x65215137b900_0 {0 0 0};
    %pushi/vec4 500, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6521513350e0;
    %load/vec4 v0x65215137b900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137b900_0, 0, 32;
    %load/vec4 v0x65215137b4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x65215134d8e0_0;
    %store/vec4 v0x65215130b500_0, 0, 4;
    %callf/vec4 TD_tb_functional_verify.dut.inst_rom, S_0x65215135b870;
    %vpi_call/w 3 60 "$display", "[Cycle %0d] FETCH: PC=%d IR will be=%h", v0x65215137b900_0, v0x65215134d8e0_0, S<0,vec4,u32> {1 0 0};
T_7.4 ;
    %load/vec4 v0x65215137b4a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 64 "$display", "[Cycle %0d] EXEC: IR=%h oper=%b GPR[0]=%d GPR[2]=%d", v0x65215137b900_0, v0x65215134bb70_0, &PV<v0x65215134bb70_0, 27, 5>, &A<v0x65215130b220, 0>, &A<v0x65215130b220, 2> {0 0 0};
T_7.6 ;
    %load/vec4 v0x65215137b580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 70 "$display", "HALT detected at cycle %0d", v0x65215137b900_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_7.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.11, 5;
    %jmp/1 T_7.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6521513350e0;
    %jmp T_7.10;
T_7.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 76 "$display", "-------------------------------------------" {0 0 0};
    %vpi_call/w 3 77 "$display", "Final Register Values:" {0 0 0};
    %vpi_call/w 3 78 "$display", "  GPR[0] = %0d (expected: 5)", &A<v0x65215130b220, 0> {0 0 0};
    %vpi_call/w 3 79 "$display", "  GPR[1] = %0d (expected: 6)", &A<v0x65215130b220, 1> {0 0 0};
    %vpi_call/w 3 80 "$display", "  GPR[2] = %0d (expected: 30)", &A<v0x65215130b220, 2> {0 0 0};
    %vpi_call/w 3 81 "$display", "  GPR[3] = %0d (expected: 0)", &A<v0x65215130b220, 3> {0 0 0};
    %vpi_call/w 3 82 "$display", "  GPR[4] = %0d (expected: 30)", &A<v0x65215130b220, 4> {0 0 0};
    %vpi_call/w 3 83 "$display", "-------------------------------------------" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x65215130b220, 4;
    %cmpi/ne 5, 0, 16;
    %jmp/0xz  T_7.12, 6;
    %vpi_call/w 3 87 "$display", "ERROR: GPR[0] mismatch!" {0 0 0};
    %load/vec4 v0x65215137bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
T_7.12 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x65215130b220, 4;
    %cmpi/ne 6, 0, 16;
    %jmp/0xz  T_7.14, 6;
    %vpi_call/w 3 91 "$display", "ERROR: GPR[1] mismatch!" {0 0 0};
    %load/vec4 v0x65215137bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
T_7.14 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x65215130b220, 4;
    %cmpi/ne 30, 0, 16;
    %jmp/0xz  T_7.16, 6;
    %vpi_call/w 3 95 "$display", "ERROR: GPR[2] mismatch! Got %0d, expected 30", &A<v0x65215130b220, 2> {0 0 0};
    %load/vec4 v0x65215137bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
T_7.16 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x65215130b220, 4;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_7.18, 6;
    %vpi_call/w 3 99 "$display", "ERROR: GPR[3] mismatch!" {0 0 0};
    %load/vec4 v0x65215137bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
T_7.18 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x65215130b220, 4;
    %cmpi/ne 30, 0, 16;
    %jmp/0xz  T_7.20, 6;
    %vpi_call/w 3 103 "$display", "ERROR: GPR[4] mismatch! Got %0d, expected 30", &A<v0x65215130b220, 4> {0 0 0};
    %load/vec4 v0x65215137bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65215137bb90_0, 0, 32;
T_7.20 ;
    %load/vec4 v0x65215137bb90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %vpi_call/w 3 108 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 109 "$display", "TEST PASSED - All registers correct!" {0 0 0};
    %vpi_call/w 3 110 "$display", "===========================================" {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 3 112 "$display", "===========================================" {0 0 0};
    %vpi_call/w 3 113 "$display", "TEST FAILED - %0d errors found", v0x65215137bb90_0 {0 0 0};
    %vpi_call/w 3 114 "$display", "===========================================" {0 0 0};
T_7.23 ;
    %vpi_call/w 3 117 "$finish" {0 0 0};
T_7.8 ;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 121 "$display", "ERROR: HALT not reached within 500 cycles!" {0 0 0};
    %vpi_call/w 3 122 "$display", "  Current state: %0d", v0x65215137b4a0_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "  PC: %0d", v0x65215134d8e0_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "  stop flag: %0d", v0x65215137b580_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "TEST FAILED" {0 0 0};
    %vpi_call/w 3 126 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_functional_verify.v";
    "OpenROAD-flow-scripts/flow/designs/src/miniRISC/miniRISC_core.v";
