
Lora_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003de8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  08003ef4  08003ef4  00004ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004150  08004150  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004150  08004150  00005150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004158  08004158  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004158  08004158  00005158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800415c  0800415c  0000515c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004160  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  2000005c  080041bc  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ec  080041bc  000065ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bdf  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001706  00000000  00000000  0000ec64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  00010370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c0  00000000  00000000  00010c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017219  00000000  00000000  000112f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009aea  00000000  00000000  00028511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084550  00000000  00000000  00031ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b654b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002964  00000000  00000000  000b6590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b8ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003edc 	.word	0x08003edc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003edc 	.word	0x08003edc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_uldivmod>:
 800015c:	b953      	cbnz	r3, 8000174 <__aeabi_uldivmod+0x18>
 800015e:	b94a      	cbnz	r2, 8000174 <__aeabi_uldivmod+0x18>
 8000160:	2900      	cmp	r1, #0
 8000162:	bf08      	it	eq
 8000164:	2800      	cmpeq	r0, #0
 8000166:	bf1c      	itt	ne
 8000168:	f04f 31ff 	movne.w	r1, #4294967295
 800016c:	f04f 30ff 	movne.w	r0, #4294967295
 8000170:	f000 b98c 	b.w	800048c <__aeabi_idiv0>
 8000174:	f1ad 0c08 	sub.w	ip, sp, #8
 8000178:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800017c:	f000 f806 	bl	800018c <__udivmoddi4>
 8000180:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000188:	b004      	add	sp, #16
 800018a:	4770      	bx	lr

0800018c <__udivmoddi4>:
 800018c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000190:	9d08      	ldr	r5, [sp, #32]
 8000192:	468e      	mov	lr, r1
 8000194:	4604      	mov	r4, r0
 8000196:	4688      	mov	r8, r1
 8000198:	2b00      	cmp	r3, #0
 800019a:	d14a      	bne.n	8000232 <__udivmoddi4+0xa6>
 800019c:	428a      	cmp	r2, r1
 800019e:	4617      	mov	r7, r2
 80001a0:	d962      	bls.n	8000268 <__udivmoddi4+0xdc>
 80001a2:	fab2 f682 	clz	r6, r2
 80001a6:	b14e      	cbz	r6, 80001bc <__udivmoddi4+0x30>
 80001a8:	f1c6 0320 	rsb	r3, r6, #32
 80001ac:	fa01 f806 	lsl.w	r8, r1, r6
 80001b0:	fa20 f303 	lsr.w	r3, r0, r3
 80001b4:	40b7      	lsls	r7, r6
 80001b6:	ea43 0808 	orr.w	r8, r3, r8
 80001ba:	40b4      	lsls	r4, r6
 80001bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001c0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001c4:	fa1f fc87 	uxth.w	ip, r7
 80001c8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001cc:	fb01 f20c 	mul.w	r2, r1, ip
 80001d0:	0c23      	lsrs	r3, r4, #16
 80001d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001d6:	429a      	cmp	r2, r3
 80001d8:	d909      	bls.n	80001ee <__udivmoddi4+0x62>
 80001da:	18fb      	adds	r3, r7, r3
 80001dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80001e0:	f080 80eb 	bcs.w	80003ba <__udivmoddi4+0x22e>
 80001e4:	429a      	cmp	r2, r3
 80001e6:	f240 80e8 	bls.w	80003ba <__udivmoddi4+0x22e>
 80001ea:	3902      	subs	r1, #2
 80001ec:	443b      	add	r3, r7
 80001ee:	1a9a      	subs	r2, r3, r2
 80001f0:	fbb2 f0fe 	udiv	r0, r2, lr
 80001f4:	fb0e 2210 	mls	r2, lr, r0, r2
 80001f8:	fb00 fc0c 	mul.w	ip, r0, ip
 80001fc:	b2a3      	uxth	r3, r4
 80001fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000202:	459c      	cmp	ip, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x8e>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f100 32ff 	add.w	r2, r0, #4294967295
 800020c:	f080 80d7 	bcs.w	80003be <__udivmoddi4+0x232>
 8000210:	459c      	cmp	ip, r3
 8000212:	f240 80d4 	bls.w	80003be <__udivmoddi4+0x232>
 8000216:	443b      	add	r3, r7
 8000218:	3802      	subs	r0, #2
 800021a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800021e:	2100      	movs	r1, #0
 8000220:	eba3 030c 	sub.w	r3, r3, ip
 8000224:	b11d      	cbz	r5, 800022e <__udivmoddi4+0xa2>
 8000226:	2200      	movs	r2, #0
 8000228:	40f3      	lsrs	r3, r6
 800022a:	e9c5 3200 	strd	r3, r2, [r5]
 800022e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000232:	428b      	cmp	r3, r1
 8000234:	d905      	bls.n	8000242 <__udivmoddi4+0xb6>
 8000236:	b10d      	cbz	r5, 800023c <__udivmoddi4+0xb0>
 8000238:	e9c5 0100 	strd	r0, r1, [r5]
 800023c:	2100      	movs	r1, #0
 800023e:	4608      	mov	r0, r1
 8000240:	e7f5      	b.n	800022e <__udivmoddi4+0xa2>
 8000242:	fab3 f183 	clz	r1, r3
 8000246:	2900      	cmp	r1, #0
 8000248:	d146      	bne.n	80002d8 <__udivmoddi4+0x14c>
 800024a:	4573      	cmp	r3, lr
 800024c:	d302      	bcc.n	8000254 <__udivmoddi4+0xc8>
 800024e:	4282      	cmp	r2, r0
 8000250:	f200 8108 	bhi.w	8000464 <__udivmoddi4+0x2d8>
 8000254:	1a84      	subs	r4, r0, r2
 8000256:	eb6e 0203 	sbc.w	r2, lr, r3
 800025a:	2001      	movs	r0, #1
 800025c:	4690      	mov	r8, r2
 800025e:	2d00      	cmp	r5, #0
 8000260:	d0e5      	beq.n	800022e <__udivmoddi4+0xa2>
 8000262:	e9c5 4800 	strd	r4, r8, [r5]
 8000266:	e7e2      	b.n	800022e <__udivmoddi4+0xa2>
 8000268:	2a00      	cmp	r2, #0
 800026a:	f000 8091 	beq.w	8000390 <__udivmoddi4+0x204>
 800026e:	fab2 f682 	clz	r6, r2
 8000272:	2e00      	cmp	r6, #0
 8000274:	f040 80a5 	bne.w	80003c2 <__udivmoddi4+0x236>
 8000278:	1a8a      	subs	r2, r1, r2
 800027a:	2101      	movs	r1, #1
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000282:	b280      	uxth	r0, r0
 8000284:	b2bc      	uxth	r4, r7
 8000286:	fbb2 fcfe 	udiv	ip, r2, lr
 800028a:	fb0e 221c 	mls	r2, lr, ip, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb04 f20c 	mul.w	r2, r4, ip
 8000296:	429a      	cmp	r2, r3
 8000298:	d907      	bls.n	80002aa <__udivmoddi4+0x11e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002a0:	d202      	bcs.n	80002a8 <__udivmoddi4+0x11c>
 80002a2:	429a      	cmp	r2, r3
 80002a4:	f200 80e3 	bhi.w	800046e <__udivmoddi4+0x2e2>
 80002a8:	46c4      	mov	ip, r8
 80002aa:	1a9b      	subs	r3, r3, r2
 80002ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80002b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002b4:	fb02 f404 	mul.w	r4, r2, r4
 80002b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002bc:	429c      	cmp	r4, r3
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0x144>
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x142>
 80002c8:	429c      	cmp	r4, r3
 80002ca:	f200 80cd 	bhi.w	8000468 <__udivmoddi4+0x2dc>
 80002ce:	4602      	mov	r2, r0
 80002d0:	1b1b      	subs	r3, r3, r4
 80002d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002d6:	e7a5      	b.n	8000224 <__udivmoddi4+0x98>
 80002d8:	f1c1 0620 	rsb	r6, r1, #32
 80002dc:	408b      	lsls	r3, r1
 80002de:	fa22 f706 	lsr.w	r7, r2, r6
 80002e2:	431f      	orrs	r7, r3
 80002e4:	fa2e fa06 	lsr.w	sl, lr, r6
 80002e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80002ec:	fbba f8f9 	udiv	r8, sl, r9
 80002f0:	fa0e fe01 	lsl.w	lr, lr, r1
 80002f4:	fa20 f306 	lsr.w	r3, r0, r6
 80002f8:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	ea43 030e 	orr.w	r3, r3, lr
 8000304:	fa00 fe01 	lsl.w	lr, r0, r1
 8000308:	fb08 f00c 	mul.w	r0, r8, ip
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x1a4>
 800031a:	193c      	adds	r4, r7, r4
 800031c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000320:	f080 809e 	bcs.w	8000460 <__udivmoddi4+0x2d4>
 8000324:	42a0      	cmp	r0, r4
 8000326:	f240 809b 	bls.w	8000460 <__udivmoddi4+0x2d4>
 800032a:	f1a8 0802 	sub.w	r8, r8, #2
 800032e:	443c      	add	r4, r7
 8000330:	1a24      	subs	r4, r4, r0
 8000332:	b298      	uxth	r0, r3
 8000334:	fbb4 f3f9 	udiv	r3, r4, r9
 8000338:	fb09 4413 	mls	r4, r9, r3, r4
 800033c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000340:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x1d0>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f103 30ff 	add.w	r0, r3, #4294967295
 800034e:	f080 8085 	bcs.w	800045c <__udivmoddi4+0x2d0>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8082 	bls.w	800045c <__udivmoddi4+0x2d0>
 8000358:	3b02      	subs	r3, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	fba0 8c02 	umull	r8, ip, r0, r2
 8000368:	4564      	cmp	r4, ip
 800036a:	4643      	mov	r3, r8
 800036c:	46e1      	mov	r9, ip
 800036e:	d364      	bcc.n	800043a <__udivmoddi4+0x2ae>
 8000370:	d061      	beq.n	8000436 <__udivmoddi4+0x2aa>
 8000372:	b15d      	cbz	r5, 800038c <__udivmoddi4+0x200>
 8000374:	ebbe 0203 	subs.w	r2, lr, r3
 8000378:	eb64 0409 	sbc.w	r4, r4, r9
 800037c:	fa04 f606 	lsl.w	r6, r4, r6
 8000380:	fa22 f301 	lsr.w	r3, r2, r1
 8000384:	431e      	orrs	r6, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c5 6400 	strd	r6, r4, [r5]
 800038c:	2100      	movs	r1, #0
 800038e:	e74e      	b.n	800022e <__udivmoddi4+0xa2>
 8000390:	fbb1 fcf2 	udiv	ip, r1, r2
 8000394:	0c01      	lsrs	r1, r0, #16
 8000396:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800039a:	b280      	uxth	r0, r0
 800039c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003a0:	463b      	mov	r3, r7
 80003a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003a6:	4638      	mov	r0, r7
 80003a8:	463c      	mov	r4, r7
 80003aa:	46b8      	mov	r8, r7
 80003ac:	46be      	mov	lr, r7
 80003ae:	2620      	movs	r6, #32
 80003b0:	eba2 0208 	sub.w	r2, r2, r8
 80003b4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003b8:	e765      	b.n	8000286 <__udivmoddi4+0xfa>
 80003ba:	4601      	mov	r1, r0
 80003bc:	e717      	b.n	80001ee <__udivmoddi4+0x62>
 80003be:	4610      	mov	r0, r2
 80003c0:	e72b      	b.n	800021a <__udivmoddi4+0x8e>
 80003c2:	f1c6 0120 	rsb	r1, r6, #32
 80003c6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ca:	40b7      	lsls	r7, r6
 80003cc:	fa0e fe06 	lsl.w	lr, lr, r6
 80003d0:	fa20 f101 	lsr.w	r1, r0, r1
 80003d4:	ea41 010e 	orr.w	r1, r1, lr
 80003d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003dc:	fbbc f8fe 	udiv	r8, ip, lr
 80003e0:	b2bc      	uxth	r4, r7
 80003e2:	fb0e cc18 	mls	ip, lr, r8, ip
 80003e6:	fb08 f904 	mul.w	r9, r8, r4
 80003ea:	0c0a      	lsrs	r2, r1, #16
 80003ec:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80003f0:	40b0      	lsls	r0, r6
 80003f2:	4591      	cmp	r9, r2
 80003f4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80003f8:	b280      	uxth	r0, r0
 80003fa:	d93e      	bls.n	800047a <__udivmoddi4+0x2ee>
 80003fc:	18ba      	adds	r2, r7, r2
 80003fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8000402:	d201      	bcs.n	8000408 <__udivmoddi4+0x27c>
 8000404:	4591      	cmp	r9, r2
 8000406:	d81f      	bhi.n	8000448 <__udivmoddi4+0x2bc>
 8000408:	eba2 0209 	sub.w	r2, r2, r9
 800040c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000410:	fb09 f804 	mul.w	r8, r9, r4
 8000414:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000418:	b28a      	uxth	r2, r1
 800041a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800041e:	4542      	cmp	r2, r8
 8000420:	d229      	bcs.n	8000476 <__udivmoddi4+0x2ea>
 8000422:	18ba      	adds	r2, r7, r2
 8000424:	f109 31ff 	add.w	r1, r9, #4294967295
 8000428:	d2c2      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042a:	4542      	cmp	r2, r8
 800042c:	d2c0      	bcs.n	80003b0 <__udivmoddi4+0x224>
 800042e:	f1a9 0102 	sub.w	r1, r9, #2
 8000432:	443a      	add	r2, r7
 8000434:	e7bc      	b.n	80003b0 <__udivmoddi4+0x224>
 8000436:	45c6      	cmp	lr, r8
 8000438:	d29b      	bcs.n	8000372 <__udivmoddi4+0x1e6>
 800043a:	ebb8 0302 	subs.w	r3, r8, r2
 800043e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000442:	3801      	subs	r0, #1
 8000444:	46e1      	mov	r9, ip
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e6>
 8000448:	eba7 0909 	sub.w	r9, r7, r9
 800044c:	444a      	add	r2, r9
 800044e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000452:	f1a8 0c02 	sub.w	ip, r8, #2
 8000456:	fb09 f804 	mul.w	r8, r9, r4
 800045a:	e7db      	b.n	8000414 <__udivmoddi4+0x288>
 800045c:	4603      	mov	r3, r0
 800045e:	e77d      	b.n	800035c <__udivmoddi4+0x1d0>
 8000460:	46d0      	mov	r8, sl
 8000462:	e765      	b.n	8000330 <__udivmoddi4+0x1a4>
 8000464:	4608      	mov	r0, r1
 8000466:	e6fa      	b.n	800025e <__udivmoddi4+0xd2>
 8000468:	443b      	add	r3, r7
 800046a:	3a02      	subs	r2, #2
 800046c:	e730      	b.n	80002d0 <__udivmoddi4+0x144>
 800046e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000472:	443b      	add	r3, r7
 8000474:	e719      	b.n	80002aa <__udivmoddi4+0x11e>
 8000476:	4649      	mov	r1, r9
 8000478:	e79a      	b.n	80003b0 <__udivmoddi4+0x224>
 800047a:	eba2 0209 	sub.w	r2, r2, r9
 800047e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000482:	46c4      	mov	ip, r8
 8000484:	fb09 f804 	mul.w	r8, r9, r4
 8000488:	e7c4      	b.n	8000414 <__udivmoddi4+0x288>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
}
 8000498:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800049a:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80004a2:	4904      	ldr	r1, [pc, #16]	@ (80004b4 <__NVIC_SystemReset+0x24>)
 80004a4:	4b04      	ldr	r3, [pc, #16]	@ (80004b8 <__NVIC_SystemReset+0x28>)
 80004a6:	4313      	orrs	r3, r2
 80004a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80004aa:	f3bf 8f4f 	dsb	sy
}
 80004ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <__NVIC_SystemReset+0x20>
 80004b4:	e000ed00 	.word	0xe000ed00
 80004b8:	05fa0004 	.word	0x05fa0004

080004bc <uart_puts>:

/* =========================
   UART helpers
   ========================= */
static void uart_puts(const char *s)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)s, (uint16_t)strlen(s), 200);
 80004c4:	6878      	ldr	r0, [r7, #4]
 80004c6:	f7ff fe41 	bl	800014c <strlen>
 80004ca:	4603      	mov	r3, r0
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	23c8      	movs	r3, #200	@ 0xc8
 80004d0:	6879      	ldr	r1, [r7, #4]
 80004d2:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <uart_puts+0x24>)
 80004d4:	f002 fe2d 	bl	8003132 <HAL_UART_Transmit>
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000444 	.word	0x20000444

080004e4 <uart_printf>:

static void uart_printf(const char *fmt, ...)
{
 80004e4:	b40f      	push	{r0, r1, r2, r3}
 80004e6:	b580      	push	{r7, lr}
 80004e8:	b082      	sub	sp, #8
 80004ea:	af00      	add	r7, sp, #0
  va_list ap;
  va_start(ap, fmt);
 80004ec:	f107 0314 	add.w	r3, r7, #20
 80004f0:	607b      	str	r3, [r7, #4]
  vsnprintf(g_uart_buf, sizeof(g_uart_buf), fmt, ap);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	693a      	ldr	r2, [r7, #16]
 80004f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004fa:	480a      	ldr	r0, [pc, #40]	@ (8000524 <uart_printf+0x40>)
 80004fc:	f003 f852 	bl	80035a4 <vsniprintf>
  va_end(ap);
  HAL_UART_Transmit(&huart1, (uint8_t*)g_uart_buf, (uint16_t)strlen(g_uart_buf), 200);
 8000500:	4808      	ldr	r0, [pc, #32]	@ (8000524 <uart_printf+0x40>)
 8000502:	f7ff fe23 	bl	800014c <strlen>
 8000506:	4603      	mov	r3, r0
 8000508:	b29a      	uxth	r2, r3
 800050a:	23c8      	movs	r3, #200	@ 0xc8
 800050c:	4905      	ldr	r1, [pc, #20]	@ (8000524 <uart_printf+0x40>)
 800050e:	4806      	ldr	r0, [pc, #24]	@ (8000528 <uart_printf+0x44>)
 8000510:	f002 fe0f 	bl	8003132 <HAL_UART_Transmit>
}
 8000514:	bf00      	nop
 8000516:	3708      	adds	r7, #8
 8000518:	46bd      	mov	sp, r7
 800051a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800051e:	b004      	add	sp, #16
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	20000078 	.word	0x20000078
 8000528:	20000444 	.word	0x20000444

0800052c <system_panic_reset>:

static void system_panic_reset(const char *reason)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  /* Ostatni log – krótki i bezpieczny */
  uart_printf("PANIC: %s -> RESET\r\n", reason);
 8000534:	6879      	ldr	r1, [r7, #4]
 8000536:	4805      	ldr	r0, [pc, #20]	@ (800054c <system_panic_reset+0x20>)
 8000538:	f7ff ffd4 	bl	80004e4 <uart_printf>

  /* Daj UARTowi chwilę na wysłanie */
  HAL_Delay(50);
 800053c:	2032      	movs	r0, #50	@ 0x32
 800053e:	f001 f903 	bl	8001748 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8000542:	b672      	cpsid	i
}
 8000544:	bf00      	nop

  /* Twardy reset MCU */
  __disable_irq();
  NVIC_SystemReset();
 8000546:	f7ff ffa3 	bl	8000490 <__NVIC_SystemReset>
 800054a:	bf00      	nop
 800054c:	08003ef4 	.word	0x08003ef4

08000550 <SPI_Lock>:
   SPI lock (prosty)
   ========================= */
static volatile uint8_t spi_busy = 0;
static volatile uint32_t spi_err_count = 0;

static void SPI_Lock(void)   { while (spi_busy) {} spi_busy = 1; }
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
 8000554:	bf00      	nop
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <SPI_Lock+0x20>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	2b00      	cmp	r3, #0
 800055e:	d1fa      	bne.n	8000556 <SPI_Lock+0x6>
 8000560:	4b03      	ldr	r3, [pc, #12]	@ (8000570 <SPI_Lock+0x20>)
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
 8000566:	bf00      	nop
 8000568:	46bd      	mov	sp, r7
 800056a:	bc80      	pop	{r7}
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	2000048c 	.word	0x2000048c

08000574 <SPI_Unlock>:
static void SPI_Unlock(void) { spi_busy = 0; }
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
 8000578:	4b03      	ldr	r3, [pc, #12]	@ (8000588 <SPI_Unlock+0x14>)
 800057a:	2200      	movs	r2, #0
 800057c:	701a      	strb	r2, [r3, #0]
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	2000048c 	.word	0x2000048c

0800058c <RADIO_NSS_LOW>:

/* =========================
   NSS helpers
   ========================= */
static inline void RADIO_NSS_LOW(uint8_t rid)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_RESET);
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d105      	bne.n	80005a8 <RADIO_NSS_LOW+0x1c>
 800059c:	2200      	movs	r2, #0
 800059e:	2110      	movs	r1, #16
 80005a0:	4806      	ldr	r0, [pc, #24]	@ (80005bc <RADIO_NSS_LOW+0x30>)
 80005a2:	f001 fb87 	bl	8001cb4 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
}
 80005a6:	e004      	b.n	80005b2 <RADIO_NSS_LOW+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2108      	movs	r1, #8
 80005ac:	4803      	ldr	r0, [pc, #12]	@ (80005bc <RADIO_NSS_LOW+0x30>)
 80005ae:	f001 fb81 	bl	8001cb4 <HAL_GPIO_WritePin>
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40010800 	.word	0x40010800

080005c0 <RADIO_NSS_HIGH>:
static inline void RADIO_NSS_HIGH(uint8_t rid)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1) HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d105      	bne.n	80005dc <RADIO_NSS_HIGH+0x1c>
 80005d0:	2201      	movs	r2, #1
 80005d2:	2110      	movs	r1, #16
 80005d4:	4806      	ldr	r0, [pc, #24]	@ (80005f0 <RADIO_NSS_HIGH+0x30>)
 80005d6:	f001 fb6d 	bl	8001cb4 <HAL_GPIO_WritePin>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
}
 80005da:	e004      	b.n	80005e6 <RADIO_NSS_HIGH+0x26>
  else               HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 80005dc:	2201      	movs	r2, #1
 80005de:	2108      	movs	r1, #8
 80005e0:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <RADIO_NSS_HIGH+0x30>)
 80005e2:	f001 fb67 	bl	8001cb4 <HAL_GPIO_WritePin>
}
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40010800 	.word	0x40010800

080005f4 <RADIO_Reset>:

/* =========================
   Reset SX127x
   ========================= */
static void RADIO_Reset(uint8_t rid)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  if (rid == RID_RX1)
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	2b01      	cmp	r3, #1
 8000602:	d10d      	bne.n	8000620 <RADIO_Reset+0x2c>
  {
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	2101      	movs	r1, #1
 8000608:	4810      	ldr	r0, [pc, #64]	@ (800064c <RADIO_Reset+0x58>)
 800060a:	f001 fb53 	bl	8001cb4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800060e:	2002      	movs	r0, #2
 8000610:	f001 f89a 	bl	8001748 <HAL_Delay>
    HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 8000614:	2201      	movs	r2, #1
 8000616:	2101      	movs	r1, #1
 8000618:	480c      	ldr	r0, [pc, #48]	@ (800064c <RADIO_Reset+0x58>)
 800061a:	f001 fb4b 	bl	8001cb4 <HAL_GPIO_WritePin>
 800061e:	e00e      	b.n	800063e <RADIO_Reset+0x4a>
  }
  else
  {
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000626:	4809      	ldr	r0, [pc, #36]	@ (800064c <RADIO_Reset+0x58>)
 8000628:	f001 fb44 	bl	8001cb4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800062c:	2002      	movs	r0, #2
 800062e:	f001 f88b 	bl	8001748 <HAL_Delay>
    HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 8000632:	2201      	movs	r2, #1
 8000634:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000638:	4804      	ldr	r0, [pc, #16]	@ (800064c <RADIO_Reset+0x58>)
 800063a:	f001 fb3b 	bl	8001cb4 <HAL_GPIO_WritePin>
  }
  HAL_Delay(10);
 800063e:	200a      	movs	r0, #10
 8000640:	f001 f882 	bl	8001748 <HAL_Delay>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40010c00 	.word	0x40010c00

08000650 <RADIO_ReadReg>:

/* =========================
   SPI read/write SX reg
   ========================= */
static uint8_t RADIO_ReadReg(uint8_t rid, uint8_t reg)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	460a      	mov	r2, r1
 800065a:	71fb      	strb	r3, [r7, #7]
 800065c:	4613      	mov	r3, r2
 800065e:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = reg & 0x7F;
 8000660:	79bb      	ldrb	r3, [r7, #6]
 8000662:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000666:	b2db      	uxtb	r3, r3
 8000668:	737b      	strb	r3, [r7, #13]
  uint8_t val = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	733b      	strb	r3, [r7, #12]

  SPI_Lock();
 800066e:	f7ff ff6f 	bl	8000550 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff89 	bl	800058c <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 800067a:	f107 010d 	add.w	r1, r7, #13
 800067e:	2332      	movs	r3, #50	@ 0x32
 8000680:	2201      	movs	r2, #1
 8000682:	4813      	ldr	r0, [pc, #76]	@ (80006d0 <RADIO_ReadReg+0x80>)
 8000684:	f001 fff4 	bl	8002670 <HAL_SPI_Transmit>
 8000688:	4603      	mov	r3, r0
 800068a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, &val, 1, 50) : st1;
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d108      	bne.n	80006a4 <RADIO_ReadReg+0x54>
 8000692:	f107 010c 	add.w	r1, r7, #12
 8000696:	2332      	movs	r3, #50	@ 0x32
 8000698:	2201      	movs	r2, #1
 800069a:	480d      	ldr	r0, [pc, #52]	@ (80006d0 <RADIO_ReadReg+0x80>)
 800069c:	f002 f92c 	bl	80028f8 <HAL_SPI_Receive>
 80006a0:	4603      	mov	r3, r0
 80006a2:	e000      	b.n	80006a6 <RADIO_ReadReg+0x56>
 80006a4:	7bfb      	ldrb	r3, [r7, #15]
 80006a6:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 80006a8:	79fb      	ldrb	r3, [r7, #7]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ff88 	bl	80005c0 <RADIO_NSS_HIGH>
  SPI_Unlock();
 80006b0:	f7ff ff60 	bl	8000574 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <RADIO_ReadReg+0x74>
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <RADIO_ReadReg+0x84>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	3301      	adds	r3, #1
 80006c0:	4a04      	ldr	r2, [pc, #16]	@ (80006d4 <RADIO_ReadReg+0x84>)
 80006c2:	6013      	str	r3, [r2, #0]
  return val;
 80006c4:	7b3b      	ldrb	r3, [r7, #12]
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200003ec 	.word	0x200003ec
 80006d4:	20000490 	.word	0x20000490

080006d8 <RADIO_WriteReg>:

static void RADIO_WriteReg(uint8_t rid, uint8_t reg, uint8_t val)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
 80006e2:	460b      	mov	r3, r1
 80006e4:	71bb      	strb	r3, [r7, #6]
 80006e6:	4613      	mov	r3, r2
 80006e8:	717b      	strb	r3, [r7, #5]
  uint8_t buf[2] = { (uint8_t)(reg | 0x80), val };
 80006ea:	79bb      	ldrb	r3, [r7, #6]
 80006ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	733b      	strb	r3, [r7, #12]
 80006f4:	797b      	ldrb	r3, [r7, #5]
 80006f6:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 80006f8:	f7ff ff2a 	bl	8000550 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff44 	bl	800058c <RADIO_NSS_LOW>

  HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, buf, 2, 50);
 8000704:	f107 010c 	add.w	r1, r7, #12
 8000708:	2332      	movs	r3, #50	@ 0x32
 800070a:	2202      	movs	r2, #2
 800070c:	480b      	ldr	r0, [pc, #44]	@ (800073c <RADIO_WriteReg+0x64>)
 800070e:	f001 ffaf 	bl	8002670 <HAL_SPI_Transmit>
 8000712:	4603      	mov	r3, r0
 8000714:	73fb      	strb	r3, [r7, #15]

  RADIO_NSS_HIGH(rid);
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ff51 	bl	80005c0 <RADIO_NSS_HIGH>
  SPI_Unlock();
 800071e:	f7ff ff29 	bl	8000574 <SPI_Unlock>

  if (st != HAL_OK) spi_err_count++;
 8000722:	7bfb      	ldrb	r3, [r7, #15]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d004      	beq.n	8000732 <RADIO_WriteReg+0x5a>
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <RADIO_WriteReg+0x68>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	3301      	adds	r3, #1
 800072e:	4a04      	ldr	r2, [pc, #16]	@ (8000740 <RADIO_WriteReg+0x68>)
 8000730:	6013      	str	r3, [r2, #0]
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200003ec 	.word	0x200003ec
 8000740:	20000490 	.word	0x20000490

08000744 <RADIO_ReadFifo>:

static void RADIO_ReadFifo(uint8_t rid, uint8_t *buf, uint8_t len)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	6039      	str	r1, [r7, #0]
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO & 0x7F);
 8000754:	2300      	movs	r3, #0
 8000756:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 8000758:	f7ff fefa 	bl	8000550 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff14 	bl	800058c <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 8000764:	f107 010d 	add.w	r1, r7, #13
 8000768:	2332      	movs	r3, #50	@ 0x32
 800076a:	2201      	movs	r2, #1
 800076c:	4812      	ldr	r0, [pc, #72]	@ (80007b8 <RADIO_ReadFifo+0x74>)
 800076e:	f001 ff7f 	bl	8002670 <HAL_SPI_Transmit>
 8000772:	4603      	mov	r3, r0
 8000774:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Receive(&hspi1, buf, len, 200) : st1;
 8000776:	7bfb      	ldrb	r3, [r7, #15]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d108      	bne.n	800078e <RADIO_ReadFifo+0x4a>
 800077c:	79bb      	ldrb	r3, [r7, #6]
 800077e:	b29a      	uxth	r2, r3
 8000780:	23c8      	movs	r3, #200	@ 0xc8
 8000782:	6839      	ldr	r1, [r7, #0]
 8000784:	480c      	ldr	r0, [pc, #48]	@ (80007b8 <RADIO_ReadFifo+0x74>)
 8000786:	f002 f8b7 	bl	80028f8 <HAL_SPI_Receive>
 800078a:	4603      	mov	r3, r0
 800078c:	e000      	b.n	8000790 <RADIO_ReadFifo+0x4c>
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ff13 	bl	80005c0 <RADIO_NSS_HIGH>
  SPI_Unlock();
 800079a:	f7ff feeb 	bl	8000574 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 800079e:	7bbb      	ldrb	r3, [r7, #14]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d004      	beq.n	80007ae <RADIO_ReadFifo+0x6a>
 80007a4:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <RADIO_ReadFifo+0x78>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	3301      	adds	r3, #1
 80007aa:	4a04      	ldr	r2, [pc, #16]	@ (80007bc <RADIO_ReadFifo+0x78>)
 80007ac:	6013      	str	r3, [r2, #0]
}
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200003ec 	.word	0x200003ec
 80007bc:	20000490 	.word	0x20000490

080007c0 <RADIO_WriteFifo>:

static void RADIO_WriteFifo(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	4613      	mov	r3, r2
 80007ce:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (uint8_t)(REG_FIFO | 0x80);
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	737b      	strb	r3, [r7, #13]

  SPI_Lock();
 80007d4:	f7ff febc 	bl	8000550 <SPI_Lock>
  RADIO_NSS_LOW(rid);
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff fed6 	bl	800058c <RADIO_NSS_LOW>

  HAL_StatusTypeDef st1 = HAL_SPI_Transmit(&hspi1, &addr, 1, 50);
 80007e0:	f107 010d 	add.w	r1, r7, #13
 80007e4:	2332      	movs	r3, #50	@ 0x32
 80007e6:	2201      	movs	r2, #1
 80007e8:	4812      	ldr	r0, [pc, #72]	@ (8000834 <RADIO_WriteFifo+0x74>)
 80007ea:	f001 ff41 	bl	8002670 <HAL_SPI_Transmit>
 80007ee:	4603      	mov	r3, r0
 80007f0:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef st2 = (st1 == HAL_OK) ? HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, len, 200) : st1;
 80007f2:	7bfb      	ldrb	r3, [r7, #15]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d108      	bne.n	800080a <RADIO_WriteFifo+0x4a>
 80007f8:	79bb      	ldrb	r3, [r7, #6]
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	23c8      	movs	r3, #200	@ 0xc8
 80007fe:	6839      	ldr	r1, [r7, #0]
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <RADIO_WriteFifo+0x74>)
 8000802:	f001 ff35 	bl	8002670 <HAL_SPI_Transmit>
 8000806:	4603      	mov	r3, r0
 8000808:	e000      	b.n	800080c <RADIO_WriteFifo+0x4c>
 800080a:	7bfb      	ldrb	r3, [r7, #15]
 800080c:	73bb      	strb	r3, [r7, #14]

  RADIO_NSS_HIGH(rid);
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fed5 	bl	80005c0 <RADIO_NSS_HIGH>
  SPI_Unlock();
 8000816:	f7ff fead 	bl	8000574 <SPI_Unlock>

  if (st2 != HAL_OK) spi_err_count++;
 800081a:	7bbb      	ldrb	r3, [r7, #14]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d004      	beq.n	800082a <RADIO_WriteFifo+0x6a>
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <RADIO_WriteFifo+0x78>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	3301      	adds	r3, #1
 8000826:	4a04      	ldr	r2, [pc, #16]	@ (8000838 <RADIO_WriteFifo+0x78>)
 8000828:	6013      	str	r3, [r2, #0]
}
 800082a:	bf00      	nop
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	200003ec 	.word	0x200003ec
 8000838:	20000490 	.word	0x20000490

0800083c <RADIO_SetMode>:

/* =========================
   Helpers: Mode + Freq + IQ
   ========================= */
static void RADIO_SetMode(uint8_t rid, uint8_t mode)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	460a      	mov	r2, r1
 8000846:	71fb      	strb	r3, [r7, #7]
 8000848:	4613      	mov	r3, r2
 800084a:	71bb      	strb	r3, [r7, #6]
  RADIO_WriteReg(rid, REG_OP_MODE, (uint8_t)(LONG_RANGE_MODE | mode));
 800084c:	79bb      	ldrb	r3, [r7, #6]
 800084e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000852:	b2da      	uxtb	r2, r3
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2101      	movs	r1, #1
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff ff3d 	bl	80006d8 <RADIO_WriteReg>
}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <RADIO_SetFrequency_Hz>:

static void RADIO_SetFrequency_Hz(uint8_t rid, uint32_t hz)
{
 8000868:	b5b0      	push	{r4, r5, r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6039      	str	r1, [r7, #0]
 8000870:	4601      	mov	r1, r0
 8000872:	71f9      	strb	r1, [r7, #7]
  // FRF = (hz << 19) / 32e6
  uint64_t frf = ((uint64_t)hz << 19) / 32000000ULL;
 8000874:	6839      	ldr	r1, [r7, #0]
 8000876:	2000      	movs	r0, #0
 8000878:	460a      	mov	r2, r1
 800087a:	4603      	mov	r3, r0
 800087c:	0b55      	lsrs	r5, r2, #13
 800087e:	04d4      	lsls	r4, r2, #19
 8000880:	4a1a      	ldr	r2, [pc, #104]	@ (80008ec <RADIO_SetFrequency_Hz+0x84>)
 8000882:	f04f 0300 	mov.w	r3, #0
 8000886:	4620      	mov	r0, r4
 8000888:	4629      	mov	r1, r5
 800088a:	f7ff fc67 	bl	800015c <__aeabi_uldivmod>
 800088e:	4602      	mov	r2, r0
 8000890:	460b      	mov	r3, r1
 8000892:	e9c7 2302 	strd	r2, r3, [r7, #8]
  RADIO_WriteReg(rid, REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000896:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800089a:	f04f 0200 	mov.w	r2, #0
 800089e:	f04f 0300 	mov.w	r3, #0
 80008a2:	0c02      	lsrs	r2, r0, #16
 80008a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008a8:	0c0b      	lsrs	r3, r1, #16
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	2106      	movs	r1, #6
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff11 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_MID, (uint8_t)(frf >> 8));
 80008b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80008ba:	f04f 0200 	mov.w	r2, #0
 80008be:	f04f 0300 	mov.w	r3, #0
 80008c2:	0a02      	lsrs	r2, r0, #8
 80008c4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80008c8:	0a0b      	lsrs	r3, r1, #8
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	2107      	movs	r1, #7
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff01 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FRF_LSB, (uint8_t)(frf >> 0));
 80008d6:	7a3a      	ldrb	r2, [r7, #8]
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	2108      	movs	r1, #8
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fefb 	bl	80006d8 <RADIO_WriteReg>
}
 80008e2:	bf00      	nop
 80008e4:	3710      	adds	r7, #16
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bdb0      	pop	{r4, r5, r7, pc}
 80008ea:	bf00      	nop
 80008ec:	01e84800 	.word	0x01e84800

080008f0 <RADIO_SetInvertIQ>:

static void RADIO_SetInvertIQ(uint8_t rid, uint8_t invert)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	460a      	mov	r2, r1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	4613      	mov	r3, r2
 80008fe:	71bb      	strb	r3, [r7, #6]
  if (!invert)
 8000900:	79bb      	ldrb	r3, [r7, #6]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d10c      	bne.n	8000920 <RADIO_SetInvertIQ+0x30>
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x27);
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2227      	movs	r2, #39	@ 0x27
 800090a:	2133      	movs	r1, #51	@ 0x33
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fee3 	bl	80006d8 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x1D);
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	221d      	movs	r2, #29
 8000916:	213b      	movs	r1, #59	@ 0x3b
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fedd 	bl	80006d8 <RADIO_WriteReg>
  else
  {
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
  }
}
 800091e:	e00b      	b.n	8000938 <RADIO_SetInvertIQ+0x48>
    RADIO_WriteReg(rid, REG_INVERT_IQ,  0x66);
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	2266      	movs	r2, #102	@ 0x66
 8000924:	2133      	movs	r1, #51	@ 0x33
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fed6 	bl	80006d8 <RADIO_WriteReg>
    RADIO_WriteReg(rid, REG_INVERT_IQ2, 0x19);
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	2219      	movs	r2, #25
 8000930:	213b      	movs	r1, #59	@ 0x3b
 8000932:	4618      	mov	r0, r3
 8000934:	f7ff fed0 	bl	80006d8 <RADIO_WriteReg>
}
 8000938:	bf00      	nop
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <RADIO_ReadPacketSNR_q4>:

/* =========================
   Packet SNR/RSSI (debug)
   ========================= */
static int8_t RADIO_ReadPacketSNR_q4(uint8_t rid)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
  return (int8_t)RADIO_ReadReg(rid, REG_PKT_SNR_VALUE);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	2119      	movs	r1, #25
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff fe7e 	bl	8000650 <RADIO_ReadReg>
 8000954:	4603      	mov	r3, r0
 8000956:	b25b      	sxtb	r3, r3
}
 8000958:	4618      	mov	r0, r3
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <RADIO_ReadPacketRSSI_dBm>:

static int16_t RADIO_ReadPacketRSSI_dBm(uint8_t rid)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
  // approximate for 433MHz band
  uint8_t raw = RADIO_ReadReg(rid, REG_PKT_RSSI_VALUE);
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	211a      	movs	r1, #26
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff fe6e 	bl	8000650 <RADIO_ReadReg>
 8000974:	4603      	mov	r3, r0
 8000976:	73fb      	strb	r3, [r7, #15]
  return (int16_t)raw - 157;
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	b29b      	uxth	r3, r3
 800097c:	3b9d      	subs	r3, #157	@ 0x9d
 800097e:	b29b      	uxth	r3, r3
 8000980:	b21b      	sxth	r3, r3
}
 8000982:	4618      	mov	r0, r3
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <RADIO_RX_LoRaInit>:

/* =========================
   LoRa init + RX start
   ========================= */
static void RADIO_RX_LoRaInit(uint8_t rid)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b084      	sub	sp, #16
 800098e:	af00      	add	r7, sp, #0
 8000990:	4603      	mov	r3, r0
 8000992:	71fb      	strb	r3, [r7, #7]
  RADIO_SetMode(rid, MODE_SLEEP);
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	2100      	movs	r1, #0
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ff4f 	bl	800083c <RADIO_SetMode>
  HAL_Delay(5);
 800099e:	2005      	movs	r0, #5
 80009a0:	f000 fed2 	bl	8001748 <HAL_Delay>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	2200      	movs	r2, #0
 80009a8:	210e      	movs	r1, #14
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fe94 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_RX_BASE_ADDR, 0x00);
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	2200      	movs	r2, #0
 80009b4:	210f      	movs	r1, #15
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fe8e 	bl	80006d8 <RADIO_WriteReg>

  // LNA boost
  RADIO_WriteReg(rid, REG_LNA, (uint8_t)(RADIO_ReadReg(rid, REG_LNA) | 0x03));
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	210c      	movs	r1, #12
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fe45 	bl	8000650 <RADIO_ReadReg>
 80009c6:	4603      	mov	r3, r0
 80009c8:	f043 0303 	orr.w	r3, r3, #3
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	210c      	movs	r1, #12
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff fe80 	bl	80006d8 <RADIO_WriteReg>

  // SyncWord + modem config
  RADIO_WriteReg(rid, REG_SYNC_WORD, RX_LORA_SYNCWORD);
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	2212      	movs	r2, #18
 80009dc:	2139      	movs	r1, #57	@ 0x39
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe7a 	bl	80006d8 <RADIO_WriteReg>

  // DIO mapping: DIO0=RxDone (LoRa)
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, 0x00);
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	2200      	movs	r2, #0
 80009e8:	2140      	movs	r1, #64	@ 0x40
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff fe74 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_DIO_MAPPING_2, 0x00);
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	2200      	movs	r2, #0
 80009f4:	2141      	movs	r1, #65	@ 0x41
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff fe6e 	bl	80006d8 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_MODEM_CONFIG_1, RX_LORA_BW_CR_EXPL);
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	2274      	movs	r2, #116	@ 0x74
 8000a00:	211d      	movs	r1, #29
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fe68 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_2, RX_LORA_SF_CRC);
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	2294      	movs	r2, #148	@ 0x94
 8000a0c:	211e      	movs	r1, #30
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fe62 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_MODEM_CONFIG_3, RX_LORA_MODEM_CFG3);
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	2204      	movs	r2, #4
 8000a18:	2126      	movs	r1, #38	@ 0x26
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fe5c 	bl	80006d8 <RADIO_WriteReg>

  RADIO_SetInvertIQ(rid, RX_LORA_INVERT_IQ);
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ff63 	bl	80008f0 <RADIO_SetInvertIQ>

  // Preamble = 8
  RADIO_WriteReg(rid, REG_PREAMBLE_MSB, 0x00);
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2120      	movs	r1, #32
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff fe51 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_PREAMBLE_LSB, 0x08);
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	2208      	movs	r2, #8
 8000a3a:	2121      	movs	r1, #33	@ 0x21
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff fe4b 	bl	80006d8 <RADIO_WriteReg>

  // DIO0 = RxDone
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	2140      	movs	r1, #64	@ 0x40
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fe02 	bl	8000650 <RADIO_ReadReg>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	73fb      	strb	r3, [r7, #15]
  dmap1 &= 0x3F;
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a56:	73fb      	strb	r3, [r7, #15]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000a58:	7bfa      	ldrb	r2, [r7, #15]
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	2140      	movs	r1, #64	@ 0x40
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fe3a 	bl	80006d8 <RADIO_WriteReg>

  // clear IRQ
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	22ff      	movs	r2, #255	@ 0xff
 8000a68:	2112      	movs	r1, #18
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fe34 	bl	80006d8 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_STDBY);
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	2101      	movs	r1, #1
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fee1 	bl	800083c <RADIO_SetMode>
  HAL_Delay(5);
 8000a7a:	2005      	movs	r0, #5
 8000a7c:	f000 fe64 	bl	8001748 <HAL_Delay>
}
 8000a80:	bf00      	nop
 8000a82:	3710      	adds	r7, #16
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <RADIO_RX_StartContinuous>:

static void RADIO_RX_StartContinuous(uint8_t rid)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71fb      	strb	r3, [r7, #7]
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	22ff      	movs	r2, #255	@ 0xff
 8000a96:	2112      	movs	r1, #18
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f7ff fe1d 	bl	80006d8 <RADIO_WriteReg>
  RADIO_SetMode(rid, MODE_RX_CONTINUOUS);
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2105      	movs	r1, #5
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff feca 	bl	800083c <RADIO_SetMode>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <RADIO_TX_Send>:

/* =========================
   TX send on Radio2
   ========================= */
static void RADIO_TX_Send(uint8_t rid, const uint8_t *payload, uint8_t len)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	6039      	str	r1, [r7, #0]
 8000aba:	71fb      	strb	r3, [r7, #7]
 8000abc:	4613      	mov	r3, r2
 8000abe:	71bb      	strb	r3, [r7, #6]
  if (len == 0) return;
 8000ac0:	79bb      	ldrb	r3, [r7, #6]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d06f      	beq.n	8000ba6 <RADIO_TX_Send+0xf6>

  RADIO_SetMode(rid, MODE_STDBY);
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2101      	movs	r1, #1
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff feb6 	bl	800083c <RADIO_SetMode>
  HAL_Delay(1);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f000 fe39 	bl	8001748 <HAL_Delay>

  // DIO0 = TxDone (LoRa): bits [7:6] = 01
  uint8_t dmap1 = RADIO_ReadReg(rid, REG_DIO_MAPPING_1);
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2140      	movs	r1, #64	@ 0x40
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fdb8 	bl	8000650 <RADIO_ReadReg>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	75bb      	strb	r3, [r7, #22]
  dmap1 = (uint8_t)((dmap1 & 0x3F) | 0x40);
 8000ae4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000ae8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000aec:	b25b      	sxtb	r3, r3
 8000aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000af2:	b25b      	sxtb	r3, r3
 8000af4:	75bb      	strb	r3, [r7, #22]
  RADIO_WriteReg(rid, REG_DIO_MAPPING_1, dmap1);
 8000af6:	7dba      	ldrb	r2, [r7, #22]
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	2140      	movs	r1, #64	@ 0x40
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff fdeb 	bl	80006d8 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	22ff      	movs	r2, #255	@ 0xff
 8000b06:	2112      	movs	r1, #18
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff fde5 	bl	80006d8 <RADIO_WriteReg>

  RADIO_WriteReg(rid, REG_FIFO_TX_BASE_ADDR, 0x00);
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2200      	movs	r2, #0
 8000b12:	210e      	movs	r1, #14
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fddf 	bl	80006d8 <RADIO_WriteReg>
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, 0x00);
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	210d      	movs	r1, #13
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fdd9 	bl	80006d8 <RADIO_WriteReg>

  RADIO_WriteFifo(rid, payload, len);
 8000b26:	79ba      	ldrb	r2, [r7, #6]
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	6839      	ldr	r1, [r7, #0]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fe47 	bl	80007c0 <RADIO_WriteFifo>
  RADIO_WriteReg(rid, REG_PAYLOAD_LENGTH, len);
 8000b32:	79ba      	ldrb	r2, [r7, #6]
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	2122      	movs	r1, #34	@ 0x22
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fdcd 	bl	80006d8 <RADIO_WriteReg>

  RADIO_SetMode(rid, MODE_TX);
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
 8000b40:	2103      	movs	r1, #3
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fe7a 	bl	800083c <RADIO_SetMode>

  uint32_t t0 = HAL_GetTick();
 8000b48:	f000 fdf4 	bl	8001734 <HAL_GetTick>
 8000b4c:	6138      	str	r0, [r7, #16]
  uint8_t tx_done = 0;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	75fb      	strb	r3, [r7, #23]

  while (HAL_GetTick() - t0 < 2000)
 8000b52:	e014      	b.n	8000b7e <RADIO_TX_Send+0xce>
  {
    uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2112      	movs	r1, #18
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fd79 	bl	8000650 <RADIO_ReadReg>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	73fb      	strb	r3, [r7, #15]
    if (irq & IRQ_TX_DONE)
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	f003 0308 	and.w	r3, r3, #8
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d008      	beq.n	8000b7e <RADIO_TX_Send+0xce>
    {
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, irq);
 8000b6c:	7bfa      	ldrb	r2, [r7, #15]
 8000b6e:	79fb      	ldrb	r3, [r7, #7]
 8000b70:	2112      	movs	r1, #18
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fdb0 	bl	80006d8 <RADIO_WriteReg>
      tx_done = 1;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8000b7c:	e007      	b.n	8000b8e <RADIO_TX_Send+0xde>
  while (HAL_GetTick() - t0 < 2000)
 8000b7e:	f000 fdd9 	bl	8001734 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000b8c:	d3e2      	bcc.n	8000b54 <RADIO_TX_Send+0xa4>
    }
  }

  /* TX się nie zakończył → reset całości */
  if (!tx_done)
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <RADIO_TX_Send+0xea>
  {
    system_panic_reset("TX stuck");
 8000b94:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <RADIO_TX_Send+0x100>)
 8000b96:	f7ff fcc9 	bl	800052c <system_panic_reset>
  }

  /* R2 wraca do STDBY (oszczędność energii) */
  RADIO_SetMode(rid, MODE_STDBY);
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fe4c 	bl	800083c <RADIO_SetMode>
 8000ba4:	e000      	b.n	8000ba8 <RADIO_TX_Send+0xf8>
  if (len == 0) return;
 8000ba6:	bf00      	nop
}
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	08003f0c 	.word	0x08003f0c

08000bb4 <print_aprs_payload>:

/* =========================
   APRS print: HEX + ASCII (sanitized) with optional 3-byte header skip
   ========================= */
static void print_aprs_payload(uint8_t rid, const uint8_t *buf, uint8_t len)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	6039      	str	r1, [r7, #0]
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	71bb      	strb	r3, [r7, #6]
  uint8_t start = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	77fb      	strb	r3, [r7, #31]

  // iGate header: 3C FF 01
  if (len > 3 && buf[0] == 0x3C && buf[1] == 0xFF && buf[2] == 0x01)
 8000bc8:	79bb      	ldrb	r3, [r7, #6]
 8000bca:	2b03      	cmp	r3, #3
 8000bcc:	d90f      	bls.n	8000bee <print_aprs_payload+0x3a>
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	2b3c      	cmp	r3, #60	@ 0x3c
 8000bd4:	d10b      	bne.n	8000bee <print_aprs_payload+0x3a>
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2bff      	cmp	r3, #255	@ 0xff
 8000bde:	d106      	bne.n	8000bee <print_aprs_payload+0x3a>
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	3302      	adds	r3, #2
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d101      	bne.n	8000bee <print_aprs_payload+0x3a>
    start = 3;
 8000bea:	2303      	movs	r3, #3
 8000bec:	77fb      	strb	r3, [r7, #31]

  char *out = g_aprs_out;
 8000bee:	4b4c      	ldr	r3, [pc, #304]	@ (8000d20 <print_aprs_payload+0x16c>)
 8000bf0:	613b      	str	r3, [r7, #16]
  int pos = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]

  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "R%u HEX:", (unsigned)rid);
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	18d0      	adds	r0, r2, r3
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4a47      	ldr	r2, [pc, #284]	@ (8000d24 <print_aprs_payload+0x170>)
 8000c06:	f002 fc69 	bl	80034dc <sniprintf>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	4413      	add	r3, r2
 8000c10:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000c12:	2300      	movs	r3, #0
 8000c14:	75fb      	strb	r3, [r7, #23]
 8000c16:	e013      	b.n	8000c40 <print_aprs_payload+0x8c>
    pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, " %02X", buf[i]);
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	18d0      	adds	r0, r2, r3
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000c24:	7dfb      	ldrb	r3, [r7, #23]
 8000c26:	683a      	ldr	r2, [r7, #0]
 8000c28:	4413      	add	r3, r2
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8000d28 <print_aprs_payload+0x174>)
 8000c2e:	f002 fc55 	bl	80034dc <sniprintf>
 8000c32:	4602      	mov	r2, r0
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	4413      	add	r3, r2
 8000c38:	61bb      	str	r3, [r7, #24]
  for (uint8_t i = 0; i < len && pos < (int)sizeof(g_aprs_out) - 4; i++)
 8000c3a:	7dfb      	ldrb	r3, [r7, #23]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	75fb      	strb	r3, [r7, #23]
 8000c40:	7dfa      	ldrb	r2, [r7, #23]
 8000c42:	79bb      	ldrb	r3, [r7, #6]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d202      	bcs.n	8000c4e <print_aprs_payload+0x9a>
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	2beb      	cmp	r3, #235	@ 0xeb
 8000c4c:	dde4      	ble.n	8000c18 <print_aprs_payload+0x64>
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "\r\n");
 8000c4e:	69bb      	ldr	r3, [r7, #24]
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	18d0      	adds	r0, r2, r3
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000c5a:	4a34      	ldr	r2, [pc, #208]	@ (8000d2c <print_aprs_payload+0x178>)
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f002 fc3d 	bl	80034dc <sniprintf>
 8000c62:	4602      	mov	r2, r0
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	4413      	add	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]

  (void)HAL_UART_Transmit(&huart1, (uint8_t*)out, (uint16_t)pos, 120);
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	2378      	movs	r3, #120	@ 0x78
 8000c70:	6939      	ldr	r1, [r7, #16]
 8000c72:	482f      	ldr	r0, [pc, #188]	@ (8000d30 <print_aprs_payload+0x17c>)
 8000c74:	f002 fa5d 	bl	8003132 <HAL_UART_Transmit>

  pos = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	61bb      	str	r3, [r7, #24]
  pos += snprintf(out + pos, sizeof(g_aprs_out) - pos, "R%u ASCII: ", (unsigned)rid);
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	18d0      	adds	r0, r2, r3
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	4a2a      	ldr	r2, [pc, #168]	@ (8000d34 <print_aprs_payload+0x180>)
 8000c8c:	f002 fc26 	bl	80034dc <sniprintf>
 8000c90:	4602      	mov	r2, r0
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	4413      	add	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]

  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000c98:	7ffb      	ldrb	r3, [r7, #31]
 8000c9a:	75bb      	strb	r3, [r7, #22]
 8000c9c:	e01e      	b.n	8000cdc <print_aprs_payload+0x128>
  {
    uint8_t c = buf[i];
 8000c9e:	7dbb      	ldrb	r3, [r7, #22]
 8000ca0:	683a      	ldr	r2, [r7, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	73fb      	strb	r3, [r7, #15]
    if (c >= 32 && c <= 126) out[pos++] = (char)c;
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	2b1f      	cmp	r3, #31
 8000cac:	d90b      	bls.n	8000cc6 <print_aprs_payload+0x112>
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	2b7e      	cmp	r3, #126	@ 0x7e
 8000cb2:	d808      	bhi.n	8000cc6 <print_aprs_payload+0x112>
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	61ba      	str	r2, [r7, #24]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	7bfa      	ldrb	r2, [r7, #15]
 8000cc2:	701a      	strb	r2, [r3, #0]
 8000cc4:	e007      	b.n	8000cd6 <print_aprs_payload+0x122>
    else out[pos++] = '.';
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	1c5a      	adds	r2, r3, #1
 8000cca:	61ba      	str	r2, [r7, #24]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	222e      	movs	r2, #46	@ 0x2e
 8000cd4:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = start; i < len && pos < (int)sizeof(g_aprs_out) - 3; i++)
 8000cd6:	7dbb      	ldrb	r3, [r7, #22]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	75bb      	strb	r3, [r7, #22]
 8000cdc:	7dba      	ldrb	r2, [r7, #22]
 8000cde:	79bb      	ldrb	r3, [r7, #6]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d202      	bcs.n	8000cea <print_aprs_payload+0x136>
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	2bec      	cmp	r3, #236	@ 0xec
 8000ce8:	ddd9      	ble.n	8000c9e <print_aprs_payload+0xea>
  }

  out[pos++] = '\r';
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	1c5a      	adds	r2, r3, #1
 8000cee:	61ba      	str	r2, [r7, #24]
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	220d      	movs	r2, #13
 8000cf8:	701a      	strb	r2, [r3, #0]
  out[pos++] = '\n';
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	1c5a      	adds	r2, r3, #1
 8000cfe:	61ba      	str	r2, [r7, #24]
 8000d00:	461a      	mov	r2, r3
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	4413      	add	r3, r2
 8000d06:	220a      	movs	r2, #10
 8000d08:	701a      	strb	r2, [r3, #0]
  (void)HAL_UART_Transmit(&huart1, (uint8_t*)out, (uint16_t)pos, 120);
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	b29a      	uxth	r2, r3
 8000d0e:	2378      	movs	r3, #120	@ 0x78
 8000d10:	6939      	ldr	r1, [r7, #16]
 8000d12:	4807      	ldr	r0, [pc, #28]	@ (8000d30 <print_aprs_payload+0x17c>)
 8000d14:	f002 fa0d 	bl	8003132 <HAL_UART_Transmit>
}
 8000d18:	bf00      	nop
 8000d1a:	3720      	adds	r7, #32
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20000178 	.word	0x20000178
 8000d24:	08003f18 	.word	0x08003f18
 8000d28:	08003f24 	.word	0x08003f24
 8000d2c:	08003f2c 	.word	0x08003f2c
 8000d30:	20000444 	.word	0x20000444
 8000d34:	08003f30 	.word	0x08003f30

08000d38 <RADIO_RX_ProcessIfAny>:

/* =========================
   Odbiór pakietu dla danego radia (RX_DONE)
   ========================= */
static void RADIO_RX_ProcessIfAny(uint8_t rid)
{
 8000d38:	b590      	push	{r4, r7, lr}
 8000d3a:	b08b      	sub	sp, #44	@ 0x2c
 8000d3c:	af02      	add	r7, sp, #8
 8000d3e:	4603      	mov	r3, r0
 8000d40:	71fb      	strb	r3, [r7, #7]
  uint8_t irq = RADIO_ReadReg(rid, REG_IRQ_FLAGS);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2112      	movs	r1, #18
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fc82 	bl	8000650 <RADIO_ReadReg>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	77bb      	strb	r3, [r7, #30]

  // tylko ValidHeader/Timeout -> czyścimy i wracamy
  if ((irq & (IRQ_RX_DONE | IRQ_PAYLOAD_CRC_ERROR)) == 0)
 8000d50:	7fbb      	ldrb	r3, [r7, #30]
 8000d52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d10c      	bne.n	8000d74 <RADIO_RX_ProcessIfAny+0x3c>
  {
    if (irq & (IRQ_VALID_HEADER | IRQ_RX_TIMEOUT))
 8000d5a:	7fbb      	ldrb	r3, [r7, #30]
 8000d5c:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 80a8 	beq.w	8000eb6 <RADIO_RX_ProcessIfAny+0x17e>
      RADIO_WriteReg(rid, REG_IRQ_FLAGS, (uint8_t)(IRQ_VALID_HEADER | IRQ_RX_TIMEOUT));
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	2290      	movs	r2, #144	@ 0x90
 8000d6a:	2112      	movs	r1, #18
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fcb3 	bl	80006d8 <RADIO_WriteReg>
    return;
 8000d72:	e0a0      	b.n	8000eb6 <RADIO_RX_ProcessIfAny+0x17e>
  }

  // Czyścimy IRQ dopiero po RxDone/CRC error
  RADIO_WriteReg(rid, REG_IRQ_FLAGS, 0xFF);
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	22ff      	movs	r2, #255	@ 0xff
 8000d78:	2112      	movs	r1, #18
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fcac 	bl	80006d8 <RADIO_WriteReg>

  if (irq & IRQ_PAYLOAD_CRC_ERROR)
 8000d80:	7fbb      	ldrb	r3, [r7, #30]
 8000d82:	f003 0320 	and.w	r3, r3, #32
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d00d      	beq.n	8000da6 <RADIO_RX_ProcessIfAny+0x6e>
  {
    if (++crc_storm > 10)
 8000d8a:	4b4d      	ldr	r3, [pc, #308]	@ (8000ec0 <RADIO_RX_ProcessIfAny+0x188>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4b4b      	ldr	r3, [pc, #300]	@ (8000ec0 <RADIO_RX_ProcessIfAny+0x188>)
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	4b4a      	ldr	r3, [pc, #296]	@ (8000ec0 <RADIO_RX_ProcessIfAny+0x188>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b0a      	cmp	r3, #10
 8000d9c:	d906      	bls.n	8000dac <RADIO_RX_ProcessIfAny+0x74>
      system_panic_reset("CRC storm");
 8000d9e:	4849      	ldr	r0, [pc, #292]	@ (8000ec4 <RADIO_RX_ProcessIfAny+0x18c>)
 8000da0:	f7ff fbc4 	bl	800052c <system_panic_reset>
 8000da4:	e002      	b.n	8000dac <RADIO_RX_ProcessIfAny+0x74>
  }
  else
  {
    crc_storm = 0;
 8000da6:	4b46      	ldr	r3, [pc, #280]	@ (8000ec0 <RADIO_RX_ProcessIfAny+0x188>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
  }

  // RX DONE
  uint8_t cur = RADIO_ReadReg(rid, REG_FIFO_RX_CURRENT);
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	2110      	movs	r1, #16
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff fc4d 	bl	8000650 <RADIO_ReadReg>
 8000db6:	4603      	mov	r3, r0
 8000db8:	777b      	strb	r3, [r7, #29]
  RADIO_WriteReg(rid, REG_FIFO_ADDR_PTR, cur);
 8000dba:	7f7a      	ldrb	r2, [r7, #29]
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	210d      	movs	r1, #13
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fc89 	bl	80006d8 <RADIO_WriteReg>

  uint8_t len = RADIO_ReadReg(rid, REG_RX_NB_BYTES);
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	2113      	movs	r1, #19
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fc40 	bl	8000650 <RADIO_ReadReg>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	77fb      	strb	r3, [r7, #31]
  if (len > 128) len = 128;
 8000dd4:	7ffb      	ldrb	r3, [r7, #31]
 8000dd6:	2b80      	cmp	r3, #128	@ 0x80
 8000dd8:	d901      	bls.n	8000dde <RADIO_RX_ProcessIfAny+0xa6>
 8000dda:	2380      	movs	r3, #128	@ 0x80
 8000ddc:	77fb      	strb	r3, [r7, #31]

  uint8_t *buf = (rid == RID_RX1) ? g_rx_buf_1 : g_rx_buf_2;
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d101      	bne.n	8000de8 <RADIO_RX_ProcessIfAny+0xb0>
 8000de4:	4b38      	ldr	r3, [pc, #224]	@ (8000ec8 <RADIO_RX_ProcessIfAny+0x190>)
 8000de6:	e000      	b.n	8000dea <RADIO_RX_ProcessIfAny+0xb2>
 8000de8:	4b38      	ldr	r3, [pc, #224]	@ (8000ecc <RADIO_RX_ProcessIfAny+0x194>)
 8000dea:	61bb      	str	r3, [r7, #24]
  memset(buf, 0, 128);
 8000dec:	2280      	movs	r2, #128	@ 0x80
 8000dee:	2100      	movs	r1, #0
 8000df0:	69b8      	ldr	r0, [r7, #24]
 8000df2:	f002 fbe5 	bl	80035c0 <memset>
  RADIO_ReadFifo(rid, buf, len);
 8000df6:	7ffa      	ldrb	r2, [r7, #31]
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	69b9      	ldr	r1, [r7, #24]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff fca1 	bl	8000744 <RADIO_ReadFifo>

  int16_t rssi = RADIO_ReadPacketRSSI_dBm(rid);
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fdab 	bl	8000960 <RADIO_ReadPacketRSSI_dBm>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	82fb      	strh	r3, [r7, #22]
  int8_t snr_q4 = RADIO_ReadPacketSNR_q4(rid);
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fd95 	bl	8000940 <RADIO_ReadPacketSNR_q4>
 8000e16:	4603      	mov	r3, r0
 8000e18:	757b      	strb	r3, [r7, #21]

  int8_t snr_int = (int8_t)(snr_q4 / 4);
 8000e1a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	da00      	bge.n	8000e24 <RADIO_RX_ProcessIfAny+0xec>
 8000e22:	3303      	adds	r3, #3
 8000e24:	109b      	asrs	r3, r3, #2
 8000e26:	753b      	strb	r3, [r7, #20]
  uint8_t snr_frac = (uint8_t)(snr_q4 & 0x03);
 8000e28:	7d7b      	ldrb	r3, [r7, #21]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	74fb      	strb	r3, [r7, #19]
  const char *snr_frac_txt = (snr_frac == 0) ? "00" : (snr_frac == 1) ? "25" : (snr_frac == 2) ? "50" : "75";
 8000e30:	7cfb      	ldrb	r3, [r7, #19]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d00b      	beq.n	8000e4e <RADIO_RX_ProcessIfAny+0x116>
 8000e36:	7cfb      	ldrb	r3, [r7, #19]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d006      	beq.n	8000e4a <RADIO_RX_ProcessIfAny+0x112>
 8000e3c:	7cfb      	ldrb	r3, [r7, #19]
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d101      	bne.n	8000e46 <RADIO_RX_ProcessIfAny+0x10e>
 8000e42:	4b23      	ldr	r3, [pc, #140]	@ (8000ed0 <RADIO_RX_ProcessIfAny+0x198>)
 8000e44:	e004      	b.n	8000e50 <RADIO_RX_ProcessIfAny+0x118>
 8000e46:	4b23      	ldr	r3, [pc, #140]	@ (8000ed4 <RADIO_RX_ProcessIfAny+0x19c>)
 8000e48:	e002      	b.n	8000e50 <RADIO_RX_ProcessIfAny+0x118>
 8000e4a:	4b23      	ldr	r3, [pc, #140]	@ (8000ed8 <RADIO_RX_ProcessIfAny+0x1a0>)
 8000e4c:	e000      	b.n	8000e50 <RADIO_RX_ProcessIfAny+0x118>
 8000e4e:	4b23      	ldr	r3, [pc, #140]	@ (8000edc <RADIO_RX_ProcessIfAny+0x1a4>)
 8000e50:	60fb      	str	r3, [r7, #12]

  uart_printf("R%u RX DONE: len=%u RSSI=%ddBm SNR=%d.%s dB\r\n",
 8000e52:	79f9      	ldrb	r1, [r7, #7]
 8000e54:	7ff8      	ldrb	r0, [r7, #31]
 8000e56:	f9b7 4016 	ldrsh.w	r4, [r7, #22]
 8000e5a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000e5e:	68fa      	ldr	r2, [r7, #12]
 8000e60:	9201      	str	r2, [sp, #4]
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4623      	mov	r3, r4
 8000e66:	4602      	mov	r2, r0
 8000e68:	481d      	ldr	r0, [pc, #116]	@ (8000ee0 <RADIO_RX_ProcessIfAny+0x1a8>)
 8000e6a:	f7ff fb3b 	bl	80004e4 <uart_printf>
              (unsigned)rid, (unsigned)len, (int)rssi, (int)snr_int, snr_frac_txt);

  print_aprs_payload(rid, buf, len);
 8000e6e:	7ffa      	ldrb	r2, [r7, #31]
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	69b9      	ldr	r1, [r7, #24]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fe9d 	bl	8000bb4 <print_aprs_payload>

  /* Forwarding: Radio1 RX -> queue TX on Radio2 (same bytes) */
  if (rid == RID_RX1)
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d114      	bne.n	8000eaa <RADIO_RX_ProcessIfAny+0x172>
  {
    if (!g_tx_pending_2)
 8000e80:	4b18      	ldr	r3, [pc, #96]	@ (8000ee4 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10c      	bne.n	8000ea4 <RADIO_RX_ProcessIfAny+0x16c>
    {
      g_tx_len_2 = len;
 8000e8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ee8 <RADIO_RX_ProcessIfAny+0x1b0>)
 8000e8c:	7ffb      	ldrb	r3, [r7, #31]
 8000e8e:	7013      	strb	r3, [r2, #0]
      memcpy((void*)g_tx_buf_2, buf, len);
 8000e90:	7ffb      	ldrb	r3, [r7, #31]
 8000e92:	461a      	mov	r2, r3
 8000e94:	69b9      	ldr	r1, [r7, #24]
 8000e96:	4815      	ldr	r0, [pc, #84]	@ (8000eec <RADIO_RX_ProcessIfAny+0x1b4>)
 8000e98:	f002 fbc6 	bl	8003628 <memcpy>
      g_tx_pending_2 = 1;
 8000e9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <RADIO_RX_ProcessIfAny+0x1ac>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	701a      	strb	r2, [r3, #0]
 8000ea2:	e002      	b.n	8000eaa <RADIO_RX_ProcessIfAny+0x172>
    }
    else
    {
      uart_puts("R1 RX: TX queue busy -> drop\r\n");
 8000ea4:	4812      	ldr	r0, [pc, #72]	@ (8000ef0 <RADIO_RX_ProcessIfAny+0x1b8>)
 8000ea6:	f7ff fb09 	bl	80004bc <uart_puts>
    }
  }

  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000eaa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eae:	4811      	ldr	r0, [pc, #68]	@ (8000ef4 <RADIO_RX_ProcessIfAny+0x1bc>)
 8000eb0:	f000 ff18 	bl	8001ce4 <HAL_GPIO_TogglePin>
 8000eb4:	e000      	b.n	8000eb8 <RADIO_RX_ProcessIfAny+0x180>
    return;
 8000eb6:	bf00      	nop
}
 8000eb8:	3724      	adds	r7, #36	@ 0x24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd90      	pop	{r4, r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200003ea 	.word	0x200003ea
 8000ec4:	08003f3c 	.word	0x08003f3c
 8000ec8:	20000268 	.word	0x20000268
 8000ecc:	200002e8 	.word	0x200002e8
 8000ed0:	08003f48 	.word	0x08003f48
 8000ed4:	08003f4c 	.word	0x08003f4c
 8000ed8:	08003f50 	.word	0x08003f50
 8000edc:	08003f54 	.word	0x08003f54
 8000ee0:	08003f58 	.word	0x08003f58
 8000ee4:	200003e9 	.word	0x200003e9
 8000ee8:	200003e8 	.word	0x200003e8
 8000eec:	20000368 	.word	0x20000368
 8000ef0:	08003f88 	.word	0x08003f88
 8000ef4:	40011000 	.word	0x40011000

08000ef8 <HAL_GPIO_EXTI_Callback>:
   ========================================================= */
static volatile uint8_t rx1_dio0_flag = 0;
static volatile uint8_t rx2_dio0_flag = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == RX1_DIO0_Pin) rx1_dio0_flag = 1;
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d102      	bne.n	8000f0e <HAL_GPIO_EXTI_Callback+0x16>
 8000f08:	4b03      	ldr	r3, [pc, #12]	@ (8000f18 <HAL_GPIO_EXTI_Callback+0x20>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	701a      	strb	r2, [r3, #0]
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	20000494 	.word	0x20000494

08000f1c <main>:

/* =========================================================
   main
   ========================================================= */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
  HAL_Init();
 8000f22:	f000 fbaf 	bl	8001684 <HAL_Init>
  SystemClock_Config();
 8000f26:	f000 f8d1 	bl	80010cc <SystemClock_Config>
  MX_GPIO_Init();
 8000f2a:	f000 f911 	bl	8001150 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f2e:	f000 fa03 	bl	8001338 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000f32:	f000 f9bd 	bl	80012b0 <MX_SPI1_Init>

  uart_puts("\r\n=== DUAL SX127x (RX1 RX, RX2 TX-FWD) START ===\r\n");
 8000f36:	4852      	ldr	r0, [pc, #328]	@ (8001080 <main+0x164>)
 8000f38:	f7ff fac0 	bl	80004bc <uart_puts>

  // oba CS w high
  RADIO_NSS_HIGH(RID_RX1);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f7ff fb3f 	bl	80005c0 <RADIO_NSS_HIGH>
  RADIO_NSS_HIGH(RID_RX2);
 8000f42:	2002      	movs	r0, #2
 8000f44:	f7ff fb3c 	bl	80005c0 <RADIO_NSS_HIGH>
  HAL_Delay(20);
 8000f48:	2014      	movs	r0, #20
 8000f4a:	f000 fbfd 	bl	8001748 <HAL_Delay>

  uart_puts("Reset RX1...\r\n");
 8000f4e:	484d      	ldr	r0, [pc, #308]	@ (8001084 <main+0x168>)
 8000f50:	f7ff fab4 	bl	80004bc <uart_puts>
  RADIO_Reset(RID_RX1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f7ff fb4d 	bl	80005f4 <RADIO_Reset>
  uart_puts("Reset RX2...\r\n");
 8000f5a:	484b      	ldr	r0, [pc, #300]	@ (8001088 <main+0x16c>)
 8000f5c:	f7ff faae 	bl	80004bc <uart_puts>
  RADIO_Reset(RID_RX2);
 8000f60:	2002      	movs	r0, #2
 8000f62:	f7ff fb47 	bl	80005f4 <RADIO_Reset>

  uint8_t v1 = RADIO_ReadReg(RID_RX1, REG_VERSION);
 8000f66:	2142      	movs	r1, #66	@ 0x42
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f7ff fb71 	bl	8000650 <RADIO_ReadReg>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	70fb      	strb	r3, [r7, #3]
  uint8_t v2 = RADIO_ReadReg(RID_RX2, REG_VERSION);
 8000f72:	2142      	movs	r1, #66	@ 0x42
 8000f74:	2002      	movs	r0, #2
 8000f76:	f7ff fb6b 	bl	8000650 <RADIO_ReadReg>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	70bb      	strb	r3, [r7, #2]
  uart_printf("RX1 RegVersion=0x%02X\r\n", v1);
 8000f7e:	78fb      	ldrb	r3, [r7, #3]
 8000f80:	4619      	mov	r1, r3
 8000f82:	4842      	ldr	r0, [pc, #264]	@ (800108c <main+0x170>)
 8000f84:	f7ff faae 	bl	80004e4 <uart_printf>
  uart_printf("RX2 RegVersion=0x%02X\r\n", v2);
 8000f88:	78bb      	ldrb	r3, [r7, #2]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4840      	ldr	r0, [pc, #256]	@ (8001090 <main+0x174>)
 8000f8e:	f7ff faa9 	bl	80004e4 <uart_printf>

  uart_printf("R1 freq=%luHz, R2 freq=%luHz BW125 SF9 CR4/7 Sync=0x%02X\r\n",
 8000f92:	2312      	movs	r3, #18
 8000f94:	4a3f      	ldr	r2, [pc, #252]	@ (8001094 <main+0x178>)
 8000f96:	4940      	ldr	r1, [pc, #256]	@ (8001098 <main+0x17c>)
 8000f98:	4840      	ldr	r0, [pc, #256]	@ (800109c <main+0x180>)
 8000f9a:	f7ff faa3 	bl	80004e4 <uart_printf>
              (unsigned long)RX1_LORA_FREQ_HZ, (unsigned long)RX2_LORA_FREQ_HZ, (unsigned)RX_LORA_SYNCWORD);

  // init + start RX na obu
  RADIO_RX_LoRaInit(RID_RX1);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff fcf3 	bl	800098a <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX1, RX1_LORA_FREQ_HZ);
 8000fa4:	493c      	ldr	r1, [pc, #240]	@ (8001098 <main+0x17c>)
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f7ff fc5e 	bl	8000868 <RADIO_SetFrequency_Hz>
  RADIO_RX_StartContinuous(RID_RX1);
 8000fac:	2001      	movs	r0, #1
 8000fae:	f7ff fd6b 	bl	8000a88 <RADIO_RX_StartContinuous>

  RADIO_RX_LoRaInit(RID_RX2);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f7ff fce9 	bl	800098a <RADIO_RX_LoRaInit>
  RADIO_SetFrequency_Hz(RID_RX2, RX2_LORA_FREQ_HZ);
 8000fb8:	4936      	ldr	r1, [pc, #216]	@ (8001094 <main+0x178>)
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f7ff fc54 	bl	8000868 <RADIO_SetFrequency_Hz>
  /* R2 stays in STDBY until TX */
  RADIO_SetMode(RID_RX2, MODE_STDBY);
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	2002      	movs	r0, #2
 8000fc4:	f7ff fc3a 	bl	800083c <RADIO_SetMode>


  if (v1 == 0x00 || v1 == 0xFF)
 8000fc8:	78fb      	ldrb	r3, [r7, #3]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <main+0xb8>
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	2bff      	cmp	r3, #255	@ 0xff
 8000fd2:	d102      	bne.n	8000fda <main+0xbe>
  {
    system_panic_reset("SX127x RX1 no response");
 8000fd4:	4832      	ldr	r0, [pc, #200]	@ (80010a0 <main+0x184>)
 8000fd6:	f7ff faa9 	bl	800052c <system_panic_reset>
  }
  if (v2 == 0x00 || v2 == 0xFF)
 8000fda:	78bb      	ldrb	r3, [r7, #2]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <main+0xca>
 8000fe0:	78bb      	ldrb	r3, [r7, #2]
 8000fe2:	2bff      	cmp	r3, #255	@ 0xff
 8000fe4:	d102      	bne.n	8000fec <main+0xd0>
  {
    system_panic_reset("SX127x RX2 no response");
 8000fe6:	482f      	ldr	r0, [pc, #188]	@ (80010a4 <main+0x188>)
 8000fe8:	f7ff faa0 	bl	800052c <system_panic_reset>
  }

  uart_puts("Start RX continuous on RX1 and RX2...\r\n");
 8000fec:	482e      	ldr	r0, [pc, #184]	@ (80010a8 <main+0x18c>)
 8000fee:	f7ff fa65 	bl	80004bc <uart_puts>

  uint32_t last_poll = HAL_GetTick();
 8000ff2:	f000 fb9f 	bl	8001734 <HAL_GetTick>
 8000ff6:	6078      	str	r0, [r7, #4]

  while (1)
  {
    static uint32_t last_led = 0;
    if (HAL_GetTick() - last_led > 500)
 8000ff8:	f000 fb9c 	bl	8001734 <HAL_GetTick>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <main+0x190>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001008:	d904      	bls.n	8001014 <main+0xf8>
    {
      last_led = HAL_GetTick();
 800100a:	f000 fb93 	bl	8001734 <HAL_GetTick>
 800100e:	4603      	mov	r3, r0
 8001010:	4a26      	ldr	r2, [pc, #152]	@ (80010ac <main+0x190>)
 8001012:	6013      	str	r3, [r2, #0]
      // HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // opcjonalnie
    }

    // EXTI-driven
    if (rx1_dio0_flag) { rx1_dio0_flag = 0; RADIO_RX_ProcessIfAny(RID_RX1); }
 8001014:	4b26      	ldr	r3, [pc, #152]	@ (80010b0 <main+0x194>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <main+0x10e>
 800101e:	4b24      	ldr	r3, [pc, #144]	@ (80010b0 <main+0x194>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	2001      	movs	r0, #1
 8001026:	f7ff fe87 	bl	8000d38 <RADIO_RX_ProcessIfAny>

    /* TX forwarding: if R1 queued a packet, transmit it on Radio2 */
    if (g_tx_pending_2)
 800102a:	4b22      	ldr	r3, [pc, #136]	@ (80010b4 <main+0x198>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	d010      	beq.n	8001056 <main+0x13a>
    {
      uint8_t len = g_tx_len_2;
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <main+0x19c>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	707b      	strb	r3, [r7, #1]
      g_tx_pending_2 = 0;
 800103a:	4b1e      	ldr	r3, [pc, #120]	@ (80010b4 <main+0x198>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]

      uart_printf("R2 TX: forwarding %u bytes\r\n", (unsigned)len);
 8001040:	787b      	ldrb	r3, [r7, #1]
 8001042:	4619      	mov	r1, r3
 8001044:	481d      	ldr	r0, [pc, #116]	@ (80010bc <main+0x1a0>)
 8001046:	f7ff fa4d 	bl	80004e4 <uart_printf>
      RADIO_TX_Send(RID_RX2, g_tx_buf_2, len);
 800104a:	787b      	ldrb	r3, [r7, #1]
 800104c:	461a      	mov	r2, r3
 800104e:	491c      	ldr	r1, [pc, #112]	@ (80010c0 <main+0x1a4>)
 8001050:	2002      	movs	r0, #2
 8001052:	f7ff fd2d 	bl	8000ab0 <RADIO_TX_Send>
    }

    // polling co ~50ms (działa nawet bez EXTI w it.c)
    if (HAL_GetTick() - last_poll >= 50)
 8001056:	f000 fb6d 	bl	8001734 <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b31      	cmp	r3, #49	@ 0x31
 8001062:	d905      	bls.n	8001070 <main+0x154>
    {
      last_poll = HAL_GetTick();
 8001064:	f000 fb66 	bl	8001734 <HAL_GetTick>
 8001068:	6078      	str	r0, [r7, #4]
      RADIO_RX_ProcessIfAny(RID_RX1);
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff fe64 	bl	8000d38 <RADIO_RX_ProcessIfAny>
    }

    // restarts on spi errors
    if (spi_err_count > 50)
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <main+0x1a8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b32      	cmp	r3, #50	@ 0x32
 8001076:	d9bf      	bls.n	8000ff8 <main+0xdc>
    {
      system_panic_reset("SPI error storm");
 8001078:	4813      	ldr	r0, [pc, #76]	@ (80010c8 <main+0x1ac>)
 800107a:	f7ff fa57 	bl	800052c <system_panic_reset>
  {
 800107e:	e7bb      	b.n	8000ff8 <main+0xdc>
 8001080:	08003fa8 	.word	0x08003fa8
 8001084:	08003fdc 	.word	0x08003fdc
 8001088:	08003fec 	.word	0x08003fec
 800108c:	08003ffc 	.word	0x08003ffc
 8001090:	08004014 	.word	0x08004014
 8001094:	19ece2f8 	.word	0x19ece2f8
 8001098:	19eb5c58 	.word	0x19eb5c58
 800109c:	0800402c 	.word	0x0800402c
 80010a0:	08004068 	.word	0x08004068
 80010a4:	08004080 	.word	0x08004080
 80010a8:	08004098 	.word	0x08004098
 80010ac:	20000498 	.word	0x20000498
 80010b0:	20000494 	.word	0x20000494
 80010b4:	200003e9 	.word	0x200003e9
 80010b8:	200003e8 	.word	0x200003e8
 80010bc:	080040c0 	.word	0x080040c0
 80010c0:	20000368 	.word	0x20000368
 80010c4:	20000490 	.word	0x20000490
 80010c8:	080040e0 	.word	0x080040e0

080010cc <SystemClock_Config>:

/* =========================================================
   Minimalne inicjalizacje (jeśli masz CubeMX, możesz zostawić swoje)
   ========================================================= */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b090      	sub	sp, #64	@ 0x40
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0318 	add.w	r3, r7, #24
 80010d6:	2228      	movs	r2, #40	@ 0x28
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f002 fa70 	bl	80035c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ee:	2302      	movs	r3, #2
 80010f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010f2:	2301      	movs	r3, #1
 80010f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010f6:	2310      	movs	r3, #16
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010fa:	2302      	movs	r3, #2
 80010fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010fe:	2300      	movs	r3, #0
 8001100:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 64MHz
 8001102:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001108:	f107 0318 	add.w	r3, r7, #24
 800110c:	4618      	mov	r0, r3
 800110e:	f000 fe1b 	bl	8001d48 <HAL_RCC_OscConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <SystemClock_Config+0x50>
 8001118:	f000 f948 	bl	80013ac <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800111c:	230f      	movs	r3, #15
 800111e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001120:	2302      	movs	r3, #2
 8001122:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800112c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2102      	movs	r1, #2
 8001136:	4618      	mov	r0, r3
 8001138:	f001 f888 	bl	800224c <HAL_RCC_ClockConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0x7a>
 8001142:	f000 f933 	bl	80013ac <Error_Handler>
}
 8001146:	bf00      	nop
 8001148:	3740      	adds	r7, #64	@ 0x40
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	4b51      	ldr	r3, [pc, #324]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	4a50      	ldr	r2, [pc, #320]	@ (800129c <MX_GPIO_Init+0x14c>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	6193      	str	r3, [r2, #24]
 8001162:	4b4e      	ldr	r3, [pc, #312]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800116e:	4b4b      	ldr	r3, [pc, #300]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a4a      	ldr	r2, [pc, #296]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001174:	f043 0308 	orr.w	r3, r3, #8
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b48      	ldr	r3, [pc, #288]	@ (800129c <MX_GPIO_Init+0x14c>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	4b45      	ldr	r3, [pc, #276]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001188:	699b      	ldr	r3, [r3, #24]
 800118a:	4a44      	ldr	r2, [pc, #272]	@ (800129c <MX_GPIO_Init+0x14c>)
 800118c:	f043 0310 	orr.w	r3, r3, #16
 8001190:	6193      	str	r3, [r2, #24]
 8001192:	4b42      	ldr	r3, [pc, #264]	@ (800129c <MX_GPIO_Init+0x14c>)
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	f003 0310 	and.w	r3, r3, #16
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_AFIO_CLK_ENABLE();
 800119e:	4b3f      	ldr	r3, [pc, #252]	@ (800129c <MX_GPIO_Init+0x14c>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	4a3e      	ldr	r2, [pc, #248]	@ (800129c <MX_GPIO_Init+0x14c>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6193      	str	r3, [r2, #24]
 80011aa:	4b3c      	ldr	r3, [pc, #240]	@ (800129c <MX_GPIO_Init+0x14c>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]

  // NSS outputs
  HAL_GPIO_WritePin(RX1_NSS_GPIO_Port, RX1_NSS_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2110      	movs	r1, #16
 80011c8:	4835      	ldr	r0, [pc, #212]	@ (80012a0 <MX_GPIO_Init+0x150>)
 80011ca:	f000 fd73 	bl	8001cb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_NSS_GPIO_Port, RX2_NSS_Pin, GPIO_PIN_SET);
 80011ce:	2201      	movs	r2, #1
 80011d0:	2108      	movs	r1, #8
 80011d2:	4833      	ldr	r0, [pc, #204]	@ (80012a0 <MX_GPIO_Init+0x150>)
 80011d4:	f000 fd6e 	bl	8001cb4 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d8:	2301      	movs	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_NSS_Pin;
 80011e0:	2310      	movs	r3, #16
 80011e2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_NSS_GPIO_Port, &GPIO_InitStruct);
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	4619      	mov	r1, r3
 80011ea:	482d      	ldr	r0, [pc, #180]	@ (80012a0 <MX_GPIO_Init+0x150>)
 80011ec:	f000 fbde 	bl	80019ac <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_NSS_Pin;
 80011f0:	2308      	movs	r3, #8
 80011f2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_NSS_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	4619      	mov	r1, r3
 80011fa:	4829      	ldr	r0, [pc, #164]	@ (80012a0 <MX_GPIO_Init+0x150>)
 80011fc:	f000 fbd6 	bl	80019ac <HAL_GPIO_Init>

  // RESET outputs
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2302      	movs	r3, #2
 8001206:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Pin = RX1_RST_Pin;
 8001208:	2301      	movs	r3, #1
 800120a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_RST_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	4619      	mov	r1, r3
 8001212:	4824      	ldr	r0, [pc, #144]	@ (80012a4 <MX_GPIO_Init+0x154>)
 8001214:	f000 fbca 	bl	80019ac <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = RX2_RST_Pin;
 8001218:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800121c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX2_RST_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0310 	add.w	r3, r7, #16
 8001222:	4619      	mov	r1, r3
 8001224:	481f      	ldr	r0, [pc, #124]	@ (80012a4 <MX_GPIO_Init+0x154>)
 8001226:	f000 fbc1 	bl	80019ac <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RX1_RST_GPIO_Port, RX1_RST_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2101      	movs	r1, #1
 800122e:	481d      	ldr	r0, [pc, #116]	@ (80012a4 <MX_GPIO_Init+0x154>)
 8001230:	f000 fd40 	bl	8001cb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RX2_RST_GPIO_Port, RX2_RST_Pin, GPIO_PIN_SET);
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800123a:	481a      	ldr	r0, [pc, #104]	@ (80012a4 <MX_GPIO_Init+0x154>)
 800123c:	f000 fd3a 	bl	8001cb4 <HAL_GPIO_WritePin>

  // DIO0 inputs with EXTI rising
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001240:	4b19      	ldr	r3, [pc, #100]	@ (80012a8 <MX_GPIO_Init+0x158>)
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]

  GPIO_InitStruct.Pin = RX1_DIO0_Pin;
 8001248:	2302      	movs	r3, #2
 800124a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RX1_DIO0_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	4619      	mov	r1, r3
 8001252:	4814      	ldr	r0, [pc, #80]	@ (80012a4 <MX_GPIO_Init+0x154>)
 8001254:	f000 fbaa 	bl	80019ac <HAL_GPIO_Init>

  // LED output
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	2302      	movs	r3, #2
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pin = LED_Pin;
 8001260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001264:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	4619      	mov	r1, r3
 800126c:	480f      	ldr	r0, [pc, #60]	@ (80012ac <MX_GPIO_Init+0x15c>)
 800126e:	f000 fb9d 	bl	80019ac <HAL_GPIO_Init>

  // NVIC for EXTI lines (RX1 on PB1 -> EXTI1, RX2 on PB11 -> EXTI15_10)
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	2007      	movs	r0, #7
 8001278:	f000 fb61 	bl	800193e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800127c:	2007      	movs	r0, #7
 800127e:	f000 fb7a 	bl	8001976 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	2028      	movs	r0, #40	@ 0x28
 8001288:	f000 fb59 	bl	800193e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800128c:	2028      	movs	r0, #40	@ 0x28
 800128e:	f000 fb72 	bl	8001976 <HAL_NVIC_EnableIRQ>
}
 8001292:	bf00      	nop
 8001294:	3720      	adds	r7, #32
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010800 	.word	0x40010800
 80012a4:	40010c00 	.word	0x40010c00
 80012a8:	10110000 	.word	0x10110000
 80012ac:	40011000 	.word	0x40011000

080012b0 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
  __HAL_RCC_SPI1_CLK_ENABLE();
 80012b6:	4b1d      	ldr	r3, [pc, #116]	@ (800132c <MX_SPI1_Init+0x7c>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	4a1c      	ldr	r2, [pc, #112]	@ (800132c <MX_SPI1_Init+0x7c>)
 80012bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012c0:	6193      	str	r3, [r2, #24]
 80012c2:	4b1a      	ldr	r3, [pc, #104]	@ (800132c <MX_SPI1_Init+0x7c>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]

  hspi1.Instance = SPI1;
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012d0:	4a18      	ldr	r2, [pc, #96]	@ (8001334 <MX_SPI1_Init+0x84>)
 80012d2:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012d4:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012d6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012da:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_SPI1_Init+0x80>)
 80012fe:	2218      	movs	r2, #24
 8001300:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <MX_SPI1_Init+0x80>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001308:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_SPI1_Init+0x80>)
 800130a:	2200      	movs	r2, #0
 800130c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800130e:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <MX_SPI1_Init+0x80>)
 8001310:	2200      	movs	r2, #0
 8001312:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 8001314:	4806      	ldr	r0, [pc, #24]	@ (8001330 <MX_SPI1_Init+0x80>)
 8001316:	f001 f927 	bl	8002568 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI1_Init+0x74>
 8001320:	f000 f844 	bl	80013ac <Error_Handler>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000
 8001330:	200003ec 	.word	0x200003ec
 8001334:	40013000 	.word	0x40013000

08001338 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
  __HAL_RCC_USART1_CLK_ENABLE();
 800133e:	4b18      	ldr	r3, [pc, #96]	@ (80013a0 <MX_USART1_UART_Init+0x68>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	4a17      	ldr	r2, [pc, #92]	@ (80013a0 <MX_USART1_UART_Init+0x68>)
 8001344:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001348:	6193      	str	r3, [r2, #24]
 800134a:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <MX_USART1_UART_Init+0x68>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]

  huart1.Instance = USART1;
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 8001358:	4a13      	ldr	r2, [pc, #76]	@ (80013a8 <MX_USART1_UART_Init+0x70>)
 800135a:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 800135e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001362:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 800136c:	2200      	movs	r2, #0
 800136e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 8001372:	2200      	movs	r2, #0
 8001374:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 8001378:	220c      	movs	r2, #12
 800137a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 800137e:	2200      	movs	r2, #0
 8001380:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 8001384:	2200      	movs	r2, #0
 8001386:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 8001388:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <MX_USART1_UART_Init+0x6c>)
 800138a:	f001 fe82 	bl	8003092 <HAL_UART_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_USART1_UART_Init+0x60>
 8001394:	f000 f80a 	bl	80013ac <Error_Handler>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40021000 	.word	0x40021000
 80013a4:	20000444 	.word	0x20000444
 80013a8:	40013800 	.word	0x40013800

080013ac <Error_Handler>:

void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
}
 80013b2:	bf00      	nop
  __disable_irq();
  while(1) {}
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <Error_Handler+0x8>

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013be:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <HAL_MspInit+0x5c>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	4a14      	ldr	r2, [pc, #80]	@ (8001414 <HAL_MspInit+0x5c>)
 80013c4:	f043 0301 	orr.w	r3, r3, #1
 80013c8:	6193      	str	r3, [r2, #24]
 80013ca:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_MspInit+0x5c>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <HAL_MspInit+0x5c>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	4a0e      	ldr	r2, [pc, #56]	@ (8001414 <HAL_MspInit+0x5c>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e0:	61d3      	str	r3, [r2, #28]
 80013e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <HAL_MspInit+0x5c>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <HAL_MspInit+0x60>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	4a04      	ldr	r2, [pc, #16]	@ (8001418 <HAL_MspInit+0x60>)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140a:	bf00      	nop
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	40021000 	.word	0x40021000
 8001418:	40010000 	.word	0x40010000

0800141c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1b      	ldr	r2, [pc, #108]	@ (80014a4 <HAL_SPI_MspInit+0x88>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d12f      	bne.n	800149c <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800143c:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	4a19      	ldr	r2, [pc, #100]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 8001442:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001446:	6193      	str	r3, [r2, #24]
 8001448:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001454:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	4a13      	ldr	r2, [pc, #76]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 800145a:	f043 0304 	orr.w	r3, r3, #4
 800145e:	6193      	str	r3, [r2, #24]
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_SPI_MspInit+0x8c>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	f003 0304 	and.w	r3, r3, #4
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MOSI_Pin;
 800146c:	23a0      	movs	r3, #160	@ 0xa0
 800146e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001470:	2302      	movs	r3, #2
 8001472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	4619      	mov	r1, r3
 800147e:	480b      	ldr	r0, [pc, #44]	@ (80014ac <HAL_SPI_MspInit+0x90>)
 8001480:	f000 fa94 	bl	80019ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_MISO_Pin;
 8001484:	2340      	movs	r3, #64	@ 0x40
 8001486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LORA_MISO_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	4619      	mov	r1, r3
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <HAL_SPI_MspInit+0x90>)
 8001498:	f000 fa88 	bl	80019ac <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800149c:	bf00      	nop
 800149e:	3720      	adds	r7, #32
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40013000 	.word	0x40013000
 80014a8:	40021000 	.word	0x40021000
 80014ac:	40010800 	.word	0x40010800

080014b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b088      	sub	sp, #32
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a1c      	ldr	r2, [pc, #112]	@ (800153c <HAL_UART_MspInit+0x8c>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d131      	bne.n	8001534 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e8:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a14      	ldr	r2, [pc, #80]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014ee:	f043 0304 	orr.w	r3, r3, #4
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <HAL_UART_MspInit+0x90>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001500:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001504:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800150a:	2303      	movs	r3, #3
 800150c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	4619      	mov	r1, r3
 8001514:	480b      	ldr	r0, [pc, #44]	@ (8001544 <HAL_UART_MspInit+0x94>)
 8001516:	f000 fa49 	bl	80019ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800151a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800151e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <HAL_UART_MspInit+0x94>)
 8001530:	f000 fa3c 	bl	80019ac <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001534:	bf00      	nop
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40013800 	.word	0x40013800
 8001540:	40021000 	.word	0x40021000
 8001544:	40010800 	.word	0x40010800

08001548 <NMI_Handler>:
/******************************************************************************/
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/

void NMI_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <NMI_Handler+0x4>

08001550 <HardFault_Handler>:
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  /* USER CODE END NonMaskableInt_IRQn 1 */
}

void HardFault_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <HardFault_Handler+0x4>

08001558 <MemManage_Handler>:
    /* USER CODE END W1_HardFault_IRQn 0 */
  }
}

void MemManage_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <MemManage_Handler+0x4>

08001560 <BusFault_Handler>:
    /* USER CODE END W1_MemoryManagement_IRQn 0 */
  }
}

void BusFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <BusFault_Handler+0x4>

08001568 <UsageFault_Handler>:
    /* USER CODE END W1_BusFault_IRQn 0 */
  }
}

void UsageFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <UsageFault_Handler+0x4>

08001570 <SVC_Handler>:
    /* USER CODE END W1_UsageFault_IRQn 0 */
  }
}

void SVC_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
  /* USER CODE END SVCall_IRQn 1 */
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001598:	f000 f8ba 	bl	8001710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}

080015a0 <EXTI1_IRQHandler>:
/**
  * @brief This function handles EXTI line1 interrupt.
  * CubeMX: LORA_DIO0 is on PB1 -> EXTI1.
  */
void EXTI1_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_DIO0_Pin);
 80015a4:	2002      	movs	r0, #2
 80015a6:	f000 fbb7 	bl	8001d18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  /* USER CODE END EXTI1_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}

080015ae <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI lines 10..15 interrupt.
  * CubeMX: TX_DIO0 is on PB11 -> EXTI15_10.
  */
void EXTI15_10_IRQHandler(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  /* USER CODE END EXTI15_10_IRQn 0 */

  /* Handle PB11 (TX_DIO0) */
  HAL_GPIO_EXTI_IRQHandler(TX_DIO0_Pin);
 80015b2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80015b6:	f000 fbaf 	bl	8001d18 <HAL_GPIO_EXTI_IRQHandler>
   * HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
   */

  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80015c8:	4a14      	ldr	r2, [pc, #80]	@ (800161c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <_sbrk+0x64>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d102      	bne.n	80015e2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80015dc:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <_sbrk+0x64>)
 80015de:	4a12      	ldr	r2, [pc, #72]	@ (8001628 <_sbrk+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d207      	bcs.n	8001600 <_sbrk+0x40>
		errno = ENOMEM;
 80015f0:	f001 ffee 	bl	80035d0 <__errno>
 80015f4:	4603      	mov	r3, r0
 80015f6:	220c      	movs	r2, #12
 80015f8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	e009      	b.n	8001614 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <_sbrk+0x64>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001606:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <_sbrk+0x64>)
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <_sbrk+0x64>)
 8001610:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20005000 	.word	0x20005000
 8001620:	00000400 	.word	0x00000400
 8001624:	2000049c 	.word	0x2000049c
 8001628:	200005f0 	.word	0x200005f0

0800162c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001638:	f7ff fff8 	bl	800162c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800163c:	480b      	ldr	r0, [pc, #44]	@ (800166c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800163e:	490c      	ldr	r1, [pc, #48]	@ (8001670 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001640:	4a0c      	ldr	r2, [pc, #48]	@ (8001674 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001644:	e002      	b.n	800164c <LoopCopyDataInit>

08001646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800164a:	3304      	adds	r3, #4

0800164c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800164c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001650:	d3f9      	bcc.n	8001646 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001652:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001654:	4c09      	ldr	r4, [pc, #36]	@ (800167c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001658:	e001      	b.n	800165e <LoopFillZerobss>

0800165a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800165a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800165c:	3204      	adds	r2, #4

0800165e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001660:	d3fb      	bcc.n	800165a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001662:	f001 ffbb 	bl	80035dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001666:	f7ff fc59 	bl	8000f1c <main>
  bx lr
 800166a:	4770      	bx	lr
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001674:	08004160 	.word	0x08004160
  ldr r2, =_sbss
 8001678:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800167c:	200005ec 	.word	0x200005ec

08001680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC1_2_IRQHandler>
	...

08001684 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <HAL_Init+0x28>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <HAL_Init+0x28>)
 800168e:	f043 0310 	orr.w	r3, r3, #16
 8001692:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001694:	2003      	movs	r0, #3
 8001696:	f000 f947 	bl	8001928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169a:	200f      	movs	r0, #15
 800169c:	f000 f808 	bl	80016b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016a0:	f7ff fe8a 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40022000 	.word	0x40022000

080016b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <HAL_InitTick+0x54>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_InitTick+0x58>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f95f 	bl	8001992 <HAL_SYSTICK_Config>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e00e      	b.n	80016fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0f      	cmp	r3, #15
 80016e2:	d80a      	bhi.n	80016fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e4:	2200      	movs	r2, #0
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f000 f927 	bl	800193e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f0:	4a06      	ldr	r2, [pc, #24]	@ (800170c <HAL_InitTick+0x5c>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000000 	.word	0x20000000
 8001708:	20000008 	.word	0x20000008
 800170c:	20000004 	.word	0x20000004

08001710 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <HAL_IncTick+0x1c>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_IncTick+0x20>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4413      	add	r3, r2
 8001720:	4a03      	ldr	r2, [pc, #12]	@ (8001730 <HAL_IncTick+0x20>)
 8001722:	6013      	str	r3, [r2, #0]
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	20000008 	.word	0x20000008
 8001730:	200004a0 	.word	0x200004a0

08001734 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return uwTick;
 8001738:	4b02      	ldr	r3, [pc, #8]	@ (8001744 <HAL_GetTick+0x10>)
 800173a:	681b      	ldr	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	200004a0 	.word	0x200004a0

08001748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001750:	f7ff fff0 	bl	8001734 <HAL_GetTick>
 8001754:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001760:	d005      	beq.n	800176e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001762:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <HAL_Delay+0x44>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	461a      	mov	r2, r3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4413      	add	r3, r2
 800176c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800176e:	bf00      	nop
 8001770:	f7ff ffe0 	bl	8001734 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	429a      	cmp	r2, r3
 800177e:	d8f7      	bhi.n	8001770 <HAL_Delay+0x28>
  {
  }
}
 8001780:	bf00      	nop
 8001782:	bf00      	nop
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000008 	.word	0x20000008

08001790 <__NVIC_SetPriorityGrouping>:
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <__NVIC_SetPriorityGrouping+0x44>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017ac:	4013      	ands	r3, r2
 80017ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017c2:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <__NVIC_SetPriorityGrouping+0x44>)
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	60d3      	str	r3, [r2, #12]
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <__NVIC_GetPriorityGrouping>:
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017dc:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <__NVIC_GetPriorityGrouping+0x18>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	0a1b      	lsrs	r3, r3, #8
 80017e2:	f003 0307 	and.w	r3, r3, #7
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <__NVIC_EnableIRQ>:
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	2b00      	cmp	r3, #0
 8001804:	db0b      	blt.n	800181e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	f003 021f 	and.w	r2, r3, #31
 800180c:	4906      	ldr	r1, [pc, #24]	@ (8001828 <__NVIC_EnableIRQ+0x34>)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	095b      	lsrs	r3, r3, #5
 8001814:	2001      	movs	r0, #1
 8001816:	fa00 f202 	lsl.w	r2, r0, r2
 800181a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr
 8001828:	e000e100 	.word	0xe000e100

0800182c <__NVIC_SetPriority>:
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183c:	2b00      	cmp	r3, #0
 800183e:	db0a      	blt.n	8001856 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	b2da      	uxtb	r2, r3
 8001844:	490c      	ldr	r1, [pc, #48]	@ (8001878 <__NVIC_SetPriority+0x4c>)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	0112      	lsls	r2, r2, #4
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	440b      	add	r3, r1
 8001850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001854:	e00a      	b.n	800186c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4908      	ldr	r1, [pc, #32]	@ (800187c <__NVIC_SetPriority+0x50>)
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	3b04      	subs	r3, #4
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	440b      	add	r3, r1
 800186a:	761a      	strb	r2, [r3, #24]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000e100 	.word	0xe000e100
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <NVIC_EncodePriority>:
{
 8001880:	b480      	push	{r7}
 8001882:	b089      	sub	sp, #36	@ 0x24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f1c3 0307 	rsb	r3, r3, #7
 800189a:	2b04      	cmp	r3, #4
 800189c:	bf28      	it	cs
 800189e:	2304      	movcs	r3, #4
 80018a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3304      	adds	r3, #4
 80018a6:	2b06      	cmp	r3, #6
 80018a8:	d902      	bls.n	80018b0 <NVIC_EncodePriority+0x30>
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3b03      	subs	r3, #3
 80018ae:	e000      	b.n	80018b2 <NVIC_EncodePriority+0x32>
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	f04f 32ff 	mov.w	r2, #4294967295
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	43da      	mvns	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	401a      	ands	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c8:	f04f 31ff 	mov.w	r1, #4294967295
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	fa01 f303 	lsl.w	r3, r1, r3
 80018d2:	43d9      	mvns	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d8:	4313      	orrs	r3, r2
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3724      	adds	r7, #36	@ 0x24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018f4:	d301      	bcc.n	80018fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f6:	2301      	movs	r3, #1
 80018f8:	e00f      	b.n	800191a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <SysTick_Config+0x40>)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3b01      	subs	r3, #1
 8001900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001902:	210f      	movs	r1, #15
 8001904:	f04f 30ff 	mov.w	r0, #4294967295
 8001908:	f7ff ff90 	bl	800182c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <SysTick_Config+0x40>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001912:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <SysTick_Config+0x40>)
 8001914:	2207      	movs	r2, #7
 8001916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	e000e010 	.word	0xe000e010

08001928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ff2d 	bl	8001790 <__NVIC_SetPriorityGrouping>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001950:	f7ff ff42 	bl	80017d8 <__NVIC_GetPriorityGrouping>
 8001954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	6978      	ldr	r0, [r7, #20]
 800195c:	f7ff ff90 	bl	8001880 <NVIC_EncodePriority>
 8001960:	4602      	mov	r2, r0
 8001962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff5f 	bl	800182c <__NVIC_SetPriority>
}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	4603      	mov	r3, r0
 800197e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff35 	bl	80017f4 <__NVIC_EnableIRQ>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffa2 	bl	80018e4 <SysTick_Config>
 80019a0:	4603      	mov	r3, r0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b08b      	sub	sp, #44	@ 0x2c
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019be:	e169      	b.n	8001c94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019c0:	2201      	movs	r2, #1
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	429a      	cmp	r2, r3
 80019da:	f040 8158 	bne.w	8001c8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4a9a      	ldr	r2, [pc, #616]	@ (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d05e      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019e8:	4a98      	ldr	r2, [pc, #608]	@ (8001c4c <HAL_GPIO_Init+0x2a0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d875      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019ee:	4a98      	ldr	r2, [pc, #608]	@ (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d058      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 80019f4:	4a96      	ldr	r2, [pc, #600]	@ (8001c50 <HAL_GPIO_Init+0x2a4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d86f      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 80019fa:	4a96      	ldr	r2, [pc, #600]	@ (8001c54 <HAL_GPIO_Init+0x2a8>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d052      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a00:	4a94      	ldr	r2, [pc, #592]	@ (8001c54 <HAL_GPIO_Init+0x2a8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d869      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a06:	4a94      	ldr	r2, [pc, #592]	@ (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d04c      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a0c:	4a92      	ldr	r2, [pc, #584]	@ (8001c58 <HAL_GPIO_Init+0x2ac>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d863      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a12:	4a92      	ldr	r2, [pc, #584]	@ (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d046      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
 8001a18:	4a90      	ldr	r2, [pc, #576]	@ (8001c5c <HAL_GPIO_Init+0x2b0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d85d      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a1e:	2b12      	cmp	r3, #18
 8001a20:	d82a      	bhi.n	8001a78 <HAL_GPIO_Init+0xcc>
 8001a22:	2b12      	cmp	r3, #18
 8001a24:	d859      	bhi.n	8001ada <HAL_GPIO_Init+0x12e>
 8001a26:	a201      	add	r2, pc, #4	@ (adr r2, 8001a2c <HAL_GPIO_Init+0x80>)
 8001a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a2c:	08001aa7 	.word	0x08001aa7
 8001a30:	08001a81 	.word	0x08001a81
 8001a34:	08001a93 	.word	0x08001a93
 8001a38:	08001ad5 	.word	0x08001ad5
 8001a3c:	08001adb 	.word	0x08001adb
 8001a40:	08001adb 	.word	0x08001adb
 8001a44:	08001adb 	.word	0x08001adb
 8001a48:	08001adb 	.word	0x08001adb
 8001a4c:	08001adb 	.word	0x08001adb
 8001a50:	08001adb 	.word	0x08001adb
 8001a54:	08001adb 	.word	0x08001adb
 8001a58:	08001adb 	.word	0x08001adb
 8001a5c:	08001adb 	.word	0x08001adb
 8001a60:	08001adb 	.word	0x08001adb
 8001a64:	08001adb 	.word	0x08001adb
 8001a68:	08001adb 	.word	0x08001adb
 8001a6c:	08001adb 	.word	0x08001adb
 8001a70:	08001a89 	.word	0x08001a89
 8001a74:	08001a9d 	.word	0x08001a9d
 8001a78:	4a79      	ldr	r2, [pc, #484]	@ (8001c60 <HAL_GPIO_Init+0x2b4>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a7e:	e02c      	b.n	8001ada <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e029      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	623b      	str	r3, [r7, #32]
          break;
 8001a90:	e024      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	3308      	adds	r3, #8
 8001a98:	623b      	str	r3, [r7, #32]
          break;
 8001a9a:	e01f      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	623b      	str	r3, [r7, #32]
          break;
 8001aa4:	e01a      	b.n	8001adc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d102      	bne.n	8001ab4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aae:	2304      	movs	r3, #4
 8001ab0:	623b      	str	r3, [r7, #32]
          break;
 8001ab2:	e013      	b.n	8001adc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d105      	bne.n	8001ac8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001abc:	2308      	movs	r3, #8
 8001abe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	611a      	str	r2, [r3, #16]
          break;
 8001ac6:	e009      	b.n	8001adc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac8:	2308      	movs	r3, #8
 8001aca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	615a      	str	r2, [r3, #20]
          break;
 8001ad2:	e003      	b.n	8001adc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x130>
          break;
 8001ada:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	2bff      	cmp	r3, #255	@ 0xff
 8001ae0:	d801      	bhi.n	8001ae6 <HAL_GPIO_Init+0x13a>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	e001      	b.n	8001aea <HAL_GPIO_Init+0x13e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	2bff      	cmp	r3, #255	@ 0xff
 8001af0:	d802      	bhi.n	8001af8 <HAL_GPIO_Init+0x14c>
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	e002      	b.n	8001afe <HAL_GPIO_Init+0x152>
 8001af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afa:	3b08      	subs	r3, #8
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	210f      	movs	r1, #15
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	401a      	ands	r2, r3
 8001b10:	6a39      	ldr	r1, [r7, #32]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 80b1 	beq.w	8001c8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b2c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4a4c      	ldr	r2, [pc, #304]	@ (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6193      	str	r3, [r2, #24]
 8001b38:	4b4a      	ldr	r3, [pc, #296]	@ (8001c64 <HAL_GPIO_Init+0x2b8>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b44:	4a48      	ldr	r2, [pc, #288]	@ (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	3302      	adds	r3, #2
 8001b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a40      	ldr	r2, [pc, #256]	@ (8001c6c <HAL_GPIO_Init+0x2c0>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d013      	beq.n	8001b98 <HAL_GPIO_Init+0x1ec>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a3f      	ldr	r2, [pc, #252]	@ (8001c70 <HAL_GPIO_Init+0x2c4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00d      	beq.n	8001b94 <HAL_GPIO_Init+0x1e8>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a3e      	ldr	r2, [pc, #248]	@ (8001c74 <HAL_GPIO_Init+0x2c8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d007      	beq.n	8001b90 <HAL_GPIO_Init+0x1e4>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a3d      	ldr	r2, [pc, #244]	@ (8001c78 <HAL_GPIO_Init+0x2cc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_GPIO_Init+0x1e0>
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e006      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	e004      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e002      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <HAL_GPIO_Init+0x1ee>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b9c:	f002 0203 	and.w	r2, r2, #3
 8001ba0:	0092      	lsls	r2, r2, #2
 8001ba2:	4093      	lsls	r3, r2
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001baa:	492f      	ldr	r1, [pc, #188]	@ (8001c68 <HAL_GPIO_Init+0x2bc>)
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d006      	beq.n	8001bd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bc6:	689a      	ldr	r2, [r3, #8]
 8001bc8:	492c      	ldr	r1, [pc, #176]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	608b      	str	r3, [r1, #8]
 8001bd0:	e006      	b.n	8001be0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	4928      	ldr	r1, [pc, #160]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d006      	beq.n	8001bfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bec:	4b23      	ldr	r3, [pc, #140]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	4922      	ldr	r1, [pc, #136]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	60cb      	str	r3, [r1, #12]
 8001bf8:	e006      	b.n	8001c08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bfa:	4b20      	ldr	r3, [pc, #128]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	491e      	ldr	r1, [pc, #120]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c14:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	4918      	ldr	r1, [pc, #96]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c22:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4914      	ldr	r1, [pc, #80]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d021      	beq.n	8001c80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	490e      	ldr	r1, [pc, #56]	@ (8001c7c <HAL_GPIO_Init+0x2d0>)
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	600b      	str	r3, [r1, #0]
 8001c48:	e021      	b.n	8001c8e <HAL_GPIO_Init+0x2e2>
 8001c4a:	bf00      	nop
 8001c4c:	10320000 	.word	0x10320000
 8001c50:	10310000 	.word	0x10310000
 8001c54:	10220000 	.word	0x10220000
 8001c58:	10210000 	.word	0x10210000
 8001c5c:	10120000 	.word	0x10120000
 8001c60:	10110000 	.word	0x10110000
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40010800 	.word	0x40010800
 8001c70:	40010c00 	.word	0x40010c00
 8001c74:	40011000 	.word	0x40011000
 8001c78:	40011400 	.word	0x40011400
 8001c7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c80:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4909      	ldr	r1, [pc, #36]	@ (8001cb0 <HAL_GPIO_Init+0x304>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c90:	3301      	adds	r3, #1
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f47f ae8e 	bne.w	80019c0 <HAL_GPIO_Init+0x14>
  }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	372c      	adds	r7, #44	@ 0x2c
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40010400 	.word	0x40010400

08001cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cc4:	787b      	ldrb	r3, [r7, #1]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d003      	beq.n	8001cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cca:	887a      	ldrh	r2, [r7, #2]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cd0:	e003      	b.n	8001cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	041a      	lsls	r2, r3, #16
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	611a      	str	r2, [r3, #16]
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cf6:	887a      	ldrh	r2, [r7, #2]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	041a      	lsls	r2, r3, #16
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	43d9      	mvns	r1, r3
 8001d02:	887b      	ldrh	r3, [r7, #2]
 8001d04:	400b      	ands	r3, r1
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	611a      	str	r2, [r3, #16]
}
 8001d0c:	bf00      	nop
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr
	...

08001d18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d22:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d24:	695a      	ldr	r2, [r3, #20]
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d006      	beq.n	8001d3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d2e:	4a05      	ldr	r2, [pc, #20]	@ (8001d44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d34:	88fb      	ldrh	r3, [r7, #6]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff f8de 	bl	8000ef8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40010400 	.word	0x40010400

08001d48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e272      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 8087 	beq.w	8001e76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d68:	4b92      	ldr	r3, [pc, #584]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f003 030c 	and.w	r3, r3, #12
 8001d70:	2b04      	cmp	r3, #4
 8001d72:	d00c      	beq.n	8001d8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d74:	4b8f      	ldr	r3, [pc, #572]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 030c 	and.w	r3, r3, #12
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d112      	bne.n	8001da6 <HAL_RCC_OscConfig+0x5e>
 8001d80:	4b8c      	ldr	r3, [pc, #560]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d8c:	d10b      	bne.n	8001da6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8e:	4b89      	ldr	r3, [pc, #548]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d06c      	beq.n	8001e74 <HAL_RCC_OscConfig+0x12c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d168      	bne.n	8001e74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e24c      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dae:	d106      	bne.n	8001dbe <HAL_RCC_OscConfig+0x76>
 8001db0:	4b80      	ldr	r3, [pc, #512]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a7f      	ldr	r2, [pc, #508]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	e02e      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x98>
 8001dc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a7a      	ldr	r2, [pc, #488]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b78      	ldr	r3, [pc, #480]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a77      	ldr	r2, [pc, #476]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e01d      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001de8:	d10c      	bne.n	8001e04 <HAL_RCC_OscConfig+0xbc>
 8001dea:	4b72      	ldr	r3, [pc, #456]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a71      	ldr	r2, [pc, #452]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	4b6f      	ldr	r3, [pc, #444]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a6e      	ldr	r2, [pc, #440]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e00:	6013      	str	r3, [r2, #0]
 8001e02:	e00b      	b.n	8001e1c <HAL_RCC_OscConfig+0xd4>
 8001e04:	4b6b      	ldr	r3, [pc, #428]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a6a      	ldr	r2, [pc, #424]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	4b68      	ldr	r3, [pc, #416]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a67      	ldr	r2, [pc, #412]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e24:	f7ff fc86 	bl	8001734 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e2c:	f7ff fc82 	bl	8001734 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	@ 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e200      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0xe4>
 8001e4a:	e014      	b.n	8001e76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4c:	f7ff fc72 	bl	8001734 <HAL_GetTick>
 8001e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e52:	e008      	b.n	8001e66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e54:	f7ff fc6e 	bl	8001734 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	2b64      	cmp	r3, #100	@ 0x64
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e1ec      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e66:	4b53      	ldr	r3, [pc, #332]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f0      	bne.n	8001e54 <HAL_RCC_OscConfig+0x10c>
 8001e72:	e000      	b.n	8001e76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d063      	beq.n	8001f4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e82:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00b      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e8e:	4b49      	ldr	r3, [pc, #292]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 030c 	and.w	r3, r3, #12
 8001e96:	2b08      	cmp	r3, #8
 8001e98:	d11c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x18c>
 8001e9a:	4b46      	ldr	r3, [pc, #280]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d116      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea6:	4b43      	ldr	r3, [pc, #268]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <HAL_RCC_OscConfig+0x176>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d001      	beq.n	8001ebe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e1c0      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebe:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	4939      	ldr	r1, [pc, #228]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed2:	e03a      	b.n	8001f4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d020      	beq.n	8001f1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001edc:	4b36      	ldr	r3, [pc, #216]	@ (8001fb8 <HAL_RCC_OscConfig+0x270>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fc27 	bl	8001734 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eea:	f7ff fc23 	bl	8001734 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e1a1      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001efc:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f08:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4927      	ldr	r1, [pc, #156]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	600b      	str	r3, [r1, #0]
 8001f1c:	e015      	b.n	8001f4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f1e:	4b26      	ldr	r3, [pc, #152]	@ (8001fb8 <HAL_RCC_OscConfig+0x270>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fc06 	bl	8001734 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f2c:	f7ff fc02 	bl	8001734 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e180      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0308 	and.w	r3, r3, #8
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d03a      	beq.n	8001fcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d019      	beq.n	8001f92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f5e:	4b17      	ldr	r3, [pc, #92]	@ (8001fbc <HAL_RCC_OscConfig+0x274>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f64:	f7ff fbe6 	bl	8001734 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f6c:	f7ff fbe2 	bl	8001734 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e160      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f8a:	2001      	movs	r0, #1
 8001f8c:	f000 face 	bl	800252c <RCC_Delay>
 8001f90:	e01c      	b.n	8001fcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f92:	4b0a      	ldr	r3, [pc, #40]	@ (8001fbc <HAL_RCC_OscConfig+0x274>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f98:	f7ff fbcc 	bl	8001734 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f9e:	e00f      	b.n	8001fc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa0:	f7ff fbc8 	bl	8001734 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d908      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e146      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	42420000 	.word	0x42420000
 8001fbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc0:	4b92      	ldr	r3, [pc, #584]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1e9      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 80a6 	beq.w	8002126 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fde:	4b8b      	ldr	r3, [pc, #556]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d10d      	bne.n	8002006 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fea:	4b88      	ldr	r3, [pc, #544]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	4a87      	ldr	r2, [pc, #540]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8001ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ff4:	61d3      	str	r3, [r2, #28]
 8001ff6:	4b85      	ldr	r3, [pc, #532]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002002:	2301      	movs	r3, #1
 8002004:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002006:	4b82      	ldr	r3, [pc, #520]	@ (8002210 <HAL_RCC_OscConfig+0x4c8>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800200e:	2b00      	cmp	r3, #0
 8002010:	d118      	bne.n	8002044 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002012:	4b7f      	ldr	r3, [pc, #508]	@ (8002210 <HAL_RCC_OscConfig+0x4c8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a7e      	ldr	r2, [pc, #504]	@ (8002210 <HAL_RCC_OscConfig+0x4c8>)
 8002018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800201c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201e:	f7ff fb89 	bl	8001734 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002026:	f7ff fb85 	bl	8001734 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b64      	cmp	r3, #100	@ 0x64
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e103      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002038:	4b75      	ldr	r3, [pc, #468]	@ (8002210 <HAL_RCC_OscConfig+0x4c8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002040:	2b00      	cmp	r3, #0
 8002042:	d0f0      	beq.n	8002026 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d106      	bne.n	800205a <HAL_RCC_OscConfig+0x312>
 800204c:	4b6f      	ldr	r3, [pc, #444]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a6e      	ldr	r2, [pc, #440]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6213      	str	r3, [r2, #32]
 8002058:	e02d      	b.n	80020b6 <HAL_RCC_OscConfig+0x36e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10c      	bne.n	800207c <HAL_RCC_OscConfig+0x334>
 8002062:	4b6a      	ldr	r3, [pc, #424]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4a69      	ldr	r2, [pc, #420]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002068:	f023 0301 	bic.w	r3, r3, #1
 800206c:	6213      	str	r3, [r2, #32]
 800206e:	4b67      	ldr	r3, [pc, #412]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	4a66      	ldr	r2, [pc, #408]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002074:	f023 0304 	bic.w	r3, r3, #4
 8002078:	6213      	str	r3, [r2, #32]
 800207a:	e01c      	b.n	80020b6 <HAL_RCC_OscConfig+0x36e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	2b05      	cmp	r3, #5
 8002082:	d10c      	bne.n	800209e <HAL_RCC_OscConfig+0x356>
 8002084:	4b61      	ldr	r3, [pc, #388]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	4a60      	ldr	r2, [pc, #384]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800208a:	f043 0304 	orr.w	r3, r3, #4
 800208e:	6213      	str	r3, [r2, #32]
 8002090:	4b5e      	ldr	r3, [pc, #376]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	4a5d      	ldr	r2, [pc, #372]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	6213      	str	r3, [r2, #32]
 800209c:	e00b      	b.n	80020b6 <HAL_RCC_OscConfig+0x36e>
 800209e:	4b5b      	ldr	r3, [pc, #364]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	4a5a      	ldr	r2, [pc, #360]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80020a4:	f023 0301 	bic.w	r3, r3, #1
 80020a8:	6213      	str	r3, [r2, #32]
 80020aa:	4b58      	ldr	r3, [pc, #352]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	4a57      	ldr	r2, [pc, #348]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	f023 0304 	bic.w	r3, r3, #4
 80020b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d015      	beq.n	80020ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020be:	f7ff fb39 	bl	8001734 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c4:	e00a      	b.n	80020dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c6:	f7ff fb35 	bl	8001734 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e0b1      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020dc:	4b4b      	ldr	r3, [pc, #300]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	f003 0302 	and.w	r3, r3, #2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0ee      	beq.n	80020c6 <HAL_RCC_OscConfig+0x37e>
 80020e8:	e014      	b.n	8002114 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ea:	f7ff fb23 	bl	8001734 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f0:	e00a      	b.n	8002108 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f2:	f7ff fb1f 	bl	8001734 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002100:	4293      	cmp	r3, r2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e09b      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002108:	4b40      	ldr	r3, [pc, #256]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1ee      	bne.n	80020f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002114:	7dfb      	ldrb	r3, [r7, #23]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d105      	bne.n	8002126 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800211a:	4b3c      	ldr	r3, [pc, #240]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	4a3b      	ldr	r2, [pc, #236]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002120:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002124:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	2b00      	cmp	r3, #0
 800212c:	f000 8087 	beq.w	800223e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002130:	4b36      	ldr	r3, [pc, #216]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 030c 	and.w	r3, r3, #12
 8002138:	2b08      	cmp	r3, #8
 800213a:	d061      	beq.n	8002200 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d146      	bne.n	80021d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002144:	4b33      	ldr	r3, [pc, #204]	@ (8002214 <HAL_RCC_OscConfig+0x4cc>)
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7ff faf3 	bl	8001734 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002152:	f7ff faef 	bl	8001734 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e06d      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1f0      	bne.n	8002152 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002178:	d108      	bne.n	800218c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	4921      	ldr	r1, [pc, #132]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 8002188:	4313      	orrs	r3, r2
 800218a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a19      	ldr	r1, [r3, #32]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219c:	430b      	orrs	r3, r1
 800219e:	491b      	ldr	r1, [pc, #108]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002214 <HAL_RCC_OscConfig+0x4cc>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7ff fac3 	bl	8001734 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b2:	f7ff fabf 	bl	8001734 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e03d      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021c4:	4b11      	ldr	r3, [pc, #68]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x46a>
 80021d0:	e035      	b.n	800223e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d2:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <HAL_RCC_OscConfig+0x4cc>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff faac 	bl	8001734 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff faa8 	bl	8001734 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e026      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <HAL_RCC_OscConfig+0x4c4>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x498>
 80021fe:	e01e      	b.n	800223e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d107      	bne.n	8002218 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e019      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
 800220c:	40021000 	.word	0x40021000
 8002210:	40007000 	.word	0x40007000
 8002214:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002218:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <HAL_RCC_OscConfig+0x500>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	429a      	cmp	r2, r3
 800222a:	d106      	bne.n	800223a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002236:	429a      	cmp	r2, r3
 8002238:	d001      	beq.n	800223e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40021000 	.word	0x40021000

0800224c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0d0      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002260:	4b6a      	ldr	r3, [pc, #424]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0307 	and.w	r3, r3, #7
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d910      	bls.n	8002290 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226e:	4b67      	ldr	r3, [pc, #412]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f023 0207 	bic.w	r2, r3, #7
 8002276:	4965      	ldr	r1, [pc, #404]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	4313      	orrs	r3, r2
 800227c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227e:	4b63      	ldr	r3, [pc, #396]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0b8      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d020      	beq.n	80022de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d005      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022a8:	4b59      	ldr	r3, [pc, #356]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4a58      	ldr	r2, [pc, #352]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c0:	4b53      	ldr	r3, [pc, #332]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	4a52      	ldr	r2, [pc, #328]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80022ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022cc:	4b50      	ldr	r3, [pc, #320]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	494d      	ldr	r1, [pc, #308]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d040      	beq.n	800236c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	4b47      	ldr	r3, [pc, #284]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d115      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e07f      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d107      	bne.n	800231a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230a:	4b41      	ldr	r3, [pc, #260]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d109      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e073      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231a:	4b3d      	ldr	r3, [pc, #244]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e06b      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800232a:	4b39      	ldr	r3, [pc, #228]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f023 0203 	bic.w	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4936      	ldr	r1, [pc, #216]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	4313      	orrs	r3, r2
 800233a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800233c:	f7ff f9fa 	bl	8001734 <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7ff f9f6 	bl	8001734 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e053      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800235a:	4b2d      	ldr	r3, [pc, #180]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f003 020c 	and.w	r2, r3, #12
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	429a      	cmp	r2, r3
 800236a:	d1eb      	bne.n	8002344 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800236c:	4b27      	ldr	r3, [pc, #156]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d210      	bcs.n	800239c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237a:	4b24      	ldr	r3, [pc, #144]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 0207 	bic.w	r2, r3, #7
 8002382:	4922      	ldr	r1, [pc, #136]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	4313      	orrs	r3, r2
 8002388:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_RCC_ClockConfig+0x1c0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e032      	b.n	8002402 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4916      	ldr	r1, [pc, #88]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023c6:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	490e      	ldr	r1, [pc, #56]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023da:	f000 f821 	bl	8002420 <HAL_RCC_GetSysClockFreq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	490a      	ldr	r1, [pc, #40]	@ (8002414 <HAL_RCC_ClockConfig+0x1c8>)
 80023ec:	5ccb      	ldrb	r3, [r1, r3]
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	4a09      	ldr	r2, [pc, #36]	@ (8002418 <HAL_RCC_ClockConfig+0x1cc>)
 80023f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023f6:	4b09      	ldr	r3, [pc, #36]	@ (800241c <HAL_RCC_ClockConfig+0x1d0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff f958 	bl	80016b0 <HAL_InitTick>

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40022000 	.word	0x40022000
 8002410:	40021000 	.word	0x40021000
 8002414:	080040f0 	.word	0x080040f0
 8002418:	20000000 	.word	0x20000000
 800241c:	20000004 	.word	0x20000004

08002420 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800243a:	4b1e      	ldr	r3, [pc, #120]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 030c 	and.w	r3, r3, #12
 8002446:	2b04      	cmp	r3, #4
 8002448:	d002      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x30>
 800244a:	2b08      	cmp	r3, #8
 800244c:	d003      	beq.n	8002456 <HAL_RCC_GetSysClockFreq+0x36>
 800244e:	e027      	b.n	80024a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002450:	4b19      	ldr	r3, [pc, #100]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	613b      	str	r3, [r7, #16]
      break;
 8002454:	e027      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	0c9b      	lsrs	r3, r3, #18
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	4a17      	ldr	r2, [pc, #92]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002460:	5cd3      	ldrb	r3, [r2, r3]
 8002462:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d010      	beq.n	8002490 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800246e:	4b11      	ldr	r3, [pc, #68]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	0c5b      	lsrs	r3, r3, #17
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	4a11      	ldr	r2, [pc, #68]	@ (80024c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800247a:	5cd3      	ldrb	r3, [r2, r3]
 800247c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a0d      	ldr	r2, [pc, #52]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002482:	fb03 f202 	mul.w	r2, r3, r2
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e004      	b.n	800249a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a0c      	ldr	r2, [pc, #48]	@ (80024c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002494:	fb02 f303 	mul.w	r3, r2, r3
 8002498:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	613b      	str	r3, [r7, #16]
      break;
 800249e:	e002      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80024a2:	613b      	str	r3, [r7, #16]
      break;
 80024a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024a6:	693b      	ldr	r3, [r7, #16]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	371c      	adds	r7, #28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	007a1200 	.word	0x007a1200
 80024bc:	08004108 	.word	0x08004108
 80024c0:	08004118 	.word	0x08004118
 80024c4:	003d0900 	.word	0x003d0900

080024c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024cc:	4b02      	ldr	r3, [pc, #8]	@ (80024d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80024ce:	681b      	ldr	r3, [r3, #0]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	20000000 	.word	0x20000000

080024dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024e0:	f7ff fff2 	bl	80024c8 <HAL_RCC_GetHCLKFreq>
 80024e4:	4602      	mov	r2, r0
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	0a1b      	lsrs	r3, r3, #8
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	4903      	ldr	r1, [pc, #12]	@ (8002500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024f2:	5ccb      	ldrb	r3, [r1, r3]
 80024f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000
 8002500:	08004100 	.word	0x08004100

08002504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002508:	f7ff ffde 	bl	80024c8 <HAL_RCC_GetHCLKFreq>
 800250c:	4602      	mov	r2, r0
 800250e:	4b05      	ldr	r3, [pc, #20]	@ (8002524 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	0adb      	lsrs	r3, r3, #11
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	4903      	ldr	r1, [pc, #12]	@ (8002528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800251a:	5ccb      	ldrb	r3, [r1, r3]
 800251c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002520:	4618      	mov	r0, r3
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000
 8002528:	08004100 	.word	0x08004100

0800252c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002534:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <RCC_Delay+0x34>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <RCC_Delay+0x38>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	0a5b      	lsrs	r3, r3, #9
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	fb02 f303 	mul.w	r3, r2, r3
 8002546:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002548:	bf00      	nop
  }
  while (Delay --);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1e5a      	subs	r2, r3, #1
 800254e:	60fa      	str	r2, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f9      	bne.n	8002548 <RCC_Delay+0x1c>
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	20000000 	.word	0x20000000
 8002564:	10624dd3 	.word	0x10624dd3

08002568 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e076      	b.n	8002668 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	2b00      	cmp	r3, #0
 8002580:	d108      	bne.n	8002594 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800258a:	d009      	beq.n	80025a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	61da      	str	r2, [r3, #28]
 8002592:	e005      	b.n	80025a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d106      	bne.n	80025c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7fe ff2e 	bl	800141c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2202      	movs	r2, #2
 80025c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	431a      	orrs	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69db      	ldr	r3, [r3, #28]
 8002616:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002624:	ea42 0103 	orr.w	r1, r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	0c1a      	lsrs	r2, r3, #16
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f002 0204 	and.w	r2, r2, #4
 8002646:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	69da      	ldr	r2, [r3, #28]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002656:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	4613      	mov	r3, r2
 800267e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002680:	f7ff f858 	bl	8001734 <HAL_GetTick>
 8002684:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002686:	88fb      	ldrh	r3, [r7, #6]
 8002688:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b01      	cmp	r3, #1
 8002694:	d001      	beq.n	800269a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002696:	2302      	movs	r3, #2
 8002698:	e12a      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <HAL_SPI_Transmit+0x36>
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e122      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_SPI_Transmit+0x48>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e11b      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2203      	movs	r2, #3
 80026c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	88fa      	ldrh	r2, [r7, #6]
 80026de:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2200      	movs	r2, #0
 80026f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002706:	d10f      	bne.n	8002728 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002716:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002726:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002732:	2b40      	cmp	r3, #64	@ 0x40
 8002734:	d007      	beq.n	8002746 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800274e:	d152      	bne.n	80027f6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <HAL_SPI_Transmit+0xee>
 8002758:	8b7b      	ldrh	r3, [r7, #26]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d145      	bne.n	80027ea <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	881a      	ldrh	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	1c9a      	adds	r2, r3, #2
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002778:	b29b      	uxth	r3, r3
 800277a:	3b01      	subs	r3, #1
 800277c:	b29a      	uxth	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002782:	e032      	b.n	80027ea <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b02      	cmp	r3, #2
 8002790:	d112      	bne.n	80027b8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	881a      	ldrh	r2, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	1c9a      	adds	r2, r3, #2
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	3b01      	subs	r3, #1
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80027b6:	e018      	b.n	80027ea <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027b8:	f7fe ffbc 	bl	8001734 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d803      	bhi.n	80027d0 <HAL_SPI_Transmit+0x160>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ce:	d102      	bne.n	80027d6 <HAL_SPI_Transmit+0x166>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d109      	bne.n	80027ea <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e082      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1c7      	bne.n	8002784 <HAL_SPI_Transmit+0x114>
 80027f4:	e053      	b.n	800289e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d002      	beq.n	8002804 <HAL_SPI_Transmit+0x194>
 80027fe:	8b7b      	ldrh	r3, [r7, #26]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d147      	bne.n	8002894 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	330c      	adds	r3, #12
 800280e:	7812      	ldrb	r2, [r2, #0]
 8002810:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002820:	b29b      	uxth	r3, r3
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800282a:	e033      	b.n	8002894 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b02      	cmp	r3, #2
 8002838:	d113      	bne.n	8002862 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	330c      	adds	r3, #12
 8002844:	7812      	ldrb	r2, [r2, #0]
 8002846:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	1c5a      	adds	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002856:	b29b      	uxth	r3, r3
 8002858:	3b01      	subs	r3, #1
 800285a:	b29a      	uxth	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002860:	e018      	b.n	8002894 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002862:	f7fe ff67 	bl	8001734 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d803      	bhi.n	800287a <HAL_SPI_Transmit+0x20a>
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002878:	d102      	bne.n	8002880 <HAL_SPI_Transmit+0x210>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d109      	bne.n	8002894 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e02d      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1c6      	bne.n	800282c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800289e:	69fa      	ldr	r2, [r7, #28]
 80028a0:	6839      	ldr	r1, [r7, #0]
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fbc4 	bl	8003030 <SPI_EndRxTxTransaction>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2220      	movs	r2, #32
 80028b2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10a      	bne.n	80028d2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80028ee:	2300      	movs	r3, #0
  }
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3720      	adds	r7, #32
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b088      	sub	sp, #32
 80028fc:	af02      	add	r7, sp, #8
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	603b      	str	r3, [r7, #0]
 8002904:	4613      	mov	r3, r2
 8002906:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b01      	cmp	r3, #1
 8002912:	d001      	beq.n	8002918 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002914:	2302      	movs	r3, #2
 8002916:	e104      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002920:	d112      	bne.n	8002948 <HAL_SPI_Receive+0x50>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10e      	bne.n	8002948 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2204      	movs	r2, #4
 800292e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002932:	88fa      	ldrh	r2, [r7, #6]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	4613      	mov	r3, r2
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 f8f3 	bl	8002b2a <HAL_SPI_TransmitReceive>
 8002944:	4603      	mov	r3, r0
 8002946:	e0ec      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002948:	f7fe fef4 	bl	8001734 <HAL_GetTick>
 800294c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d002      	beq.n	800295a <HAL_SPI_Receive+0x62>
 8002954:	88fb      	ldrh	r3, [r7, #6]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e0e1      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <HAL_SPI_Receive+0x74>
 8002968:	2302      	movs	r3, #2
 800296a:	e0da      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2204      	movs	r2, #4
 8002978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	88fa      	ldrh	r2, [r7, #6]
 800298c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	88fa      	ldrh	r2, [r7, #6]
 8002992:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029ba:	d10f      	bne.n	80029dc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e6:	2b40      	cmp	r3, #64	@ 0x40
 80029e8:	d007      	beq.n	80029fa <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d170      	bne.n	8002ae4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002a02:	e035      	b.n	8002a70 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d115      	bne.n	8002a3e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f103 020c 	add.w	r2, r3, #12
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a1e:	7812      	ldrb	r2, [r2, #0]
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002a3c:	e018      	b.n	8002a70 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a3e:	f7fe fe79 	bl	8001734 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d803      	bhi.n	8002a56 <HAL_SPI_Receive+0x15e>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a54:	d102      	bne.n	8002a5c <HAL_SPI_Receive+0x164>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e058      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1c4      	bne.n	8002a04 <HAL_SPI_Receive+0x10c>
 8002a7a:	e038      	b.n	8002aee <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d113      	bne.n	8002ab2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a94:	b292      	uxth	r2, r2
 8002a96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a9c:	1c9a      	adds	r2, r3, #2
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ab0:	e018      	b.n	8002ae4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ab2:	f7fe fe3f 	bl	8001734 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d803      	bhi.n	8002aca <HAL_SPI_Receive+0x1d2>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac8:	d102      	bne.n	8002ad0 <HAL_SPI_Receive+0x1d8>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d109      	bne.n	8002ae4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e01e      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1c6      	bne.n	8002a7c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	6839      	ldr	r1, [r7, #0]
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 fa4a 	bl	8002f8c <SPI_EndRxTransaction>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d002      	beq.n	8002b04 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2220      	movs	r2, #32
 8002b02:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002b20:	2300      	movs	r3, #0
  }
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b08a      	sub	sp, #40	@ 0x28
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
 8002b36:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b3c:	f7fe fdfa 	bl	8001734 <HAL_GetTick>
 8002b40:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b48:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002b50:	887b      	ldrh	r3, [r7, #2]
 8002b52:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b54:	7ffb      	ldrb	r3, [r7, #31]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d00c      	beq.n	8002b74 <HAL_SPI_TransmitReceive+0x4a>
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b60:	d106      	bne.n	8002b70 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d102      	bne.n	8002b70 <HAL_SPI_TransmitReceive+0x46>
 8002b6a:	7ffb      	ldrb	r3, [r7, #31]
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d001      	beq.n	8002b74 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002b70:	2302      	movs	r3, #2
 8002b72:	e17f      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_SPI_TransmitReceive+0x5c>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d002      	beq.n	8002b86 <HAL_SPI_TransmitReceive+0x5c>
 8002b80:	887b      	ldrh	r3, [r7, #2]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e174      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d101      	bne.n	8002b98 <HAL_SPI_TransmitReceive+0x6e>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e16d      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d003      	beq.n	8002bb4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2205      	movs	r2, #5
 8002bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	887a      	ldrh	r2, [r7, #2]
 8002bc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	887a      	ldrh	r2, [r7, #2]
 8002bca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	887a      	ldrh	r2, [r7, #2]
 8002bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	887a      	ldrh	r2, [r7, #2]
 8002bdc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf4:	2b40      	cmp	r3, #64	@ 0x40
 8002bf6:	d007      	beq.n	8002c08 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c10:	d17e      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <HAL_SPI_TransmitReceive+0xf6>
 8002c1a:	8afb      	ldrh	r3, [r7, #22]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d16c      	bne.n	8002cfa <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c24:	881a      	ldrh	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c30:	1c9a      	adds	r2, r3, #2
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c44:	e059      	b.n	8002cfa <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d11b      	bne.n	8002c8c <HAL_SPI_TransmitReceive+0x162>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d016      	beq.n	8002c8c <HAL_SPI_TransmitReceive+0x162>
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d113      	bne.n	8002c8c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c68:	881a      	ldrh	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	1c9a      	adds	r2, r3, #2
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d119      	bne.n	8002cce <HAL_SPI_TransmitReceive+0x1a4>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d014      	beq.n	8002cce <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cae:	b292      	uxth	r2, r2
 8002cb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb6:	1c9a      	adds	r2, r3, #2
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002cce:	f7fe fd31 	bl	8001734 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d80d      	bhi.n	8002cfa <HAL_SPI_TransmitReceive+0x1d0>
 8002cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce4:	d009      	beq.n	8002cfa <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e0bc      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1a0      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x11c>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d19b      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x11c>
 8002d0e:	e082      	b.n	8002e16 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d002      	beq.n	8002d1e <HAL_SPI_TransmitReceive+0x1f4>
 8002d18:	8afb      	ldrh	r3, [r7, #22]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d171      	bne.n	8002e02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	330c      	adds	r3, #12
 8002d28:	7812      	ldrb	r2, [r2, #0]
 8002d2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d44:	e05d      	b.n	8002e02 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d11c      	bne.n	8002d8e <HAL_SPI_TransmitReceive+0x264>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d017      	beq.n	8002d8e <HAL_SPI_TransmitReceive+0x264>
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d114      	bne.n	8002d8e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	330c      	adds	r3, #12
 8002d6e:	7812      	ldrb	r2, [r2, #0]
 8002d70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	3b01      	subs	r3, #1
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d119      	bne.n	8002dd0 <HAL_SPI_TransmitReceive+0x2a6>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d014      	beq.n	8002dd0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002dd0:	f7fe fcb0 	bl	8001734 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d803      	bhi.n	8002de8 <HAL_SPI_TransmitReceive+0x2be>
 8002de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de6:	d102      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x2c4>
 8002de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d109      	bne.n	8002e02 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e038      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d19c      	bne.n	8002d46 <HAL_SPI_TransmitReceive+0x21c>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d197      	bne.n	8002d46 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e16:	6a3a      	ldr	r2, [r7, #32]
 8002e18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f908 	bl	8003030 <SPI_EndRxTxTransaction>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e01d      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10a      	bne.n	8002e56 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e40:	2300      	movs	r3, #0
 8002e42:	613b      	str	r3, [r7, #16]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002e72:	2300      	movs	r3, #0
  }
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3728      	adds	r7, #40	@ 0x28
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b088      	sub	sp, #32
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e8c:	f7fe fc52 	bl	8001734 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	4413      	add	r3, r2
 8002e9a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e9c:	f7fe fc4a 	bl	8001734 <HAL_GetTick>
 8002ea0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ea2:	4b39      	ldr	r3, [pc, #228]	@ (8002f88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	015b      	lsls	r3, r3, #5
 8002ea8:	0d1b      	lsrs	r3, r3, #20
 8002eaa:	69fa      	ldr	r2, [r7, #28]
 8002eac:	fb02 f303 	mul.w	r3, r2, r3
 8002eb0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002eb2:	e054      	b.n	8002f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eba:	d050      	beq.n	8002f5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ebc:	f7fe fc3a 	bl	8001734 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	69fa      	ldr	r2, [r7, #28]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d902      	bls.n	8002ed2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d13d      	bne.n	8002f4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002ee0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002eea:	d111      	bne.n	8002f10 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ef4:	d004      	beq.n	8002f00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efe:	d107      	bne.n	8002f10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f18:	d10f      	bne.n	8002f3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e017      	b.n	8002f7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	4013      	ands	r3, r2
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	bf0c      	ite	eq
 8002f6e:	2301      	moveq	r3, #1
 8002f70:	2300      	movne	r3, #0
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	461a      	mov	r2, r3
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d19b      	bne.n	8002eb4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3720      	adds	r7, #32
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000000 	.word	0x20000000

08002f8c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fa0:	d111      	bne.n	8002fc6 <SPI_EndRxTransaction+0x3a>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002faa:	d004      	beq.n	8002fb6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb4:	d107      	bne.n	8002fc6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fc4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fce:	d117      	bne.n	8003000 <SPI_EndRxTransaction+0x74>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fd8:	d112      	bne.n	8003000 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f7ff ff49 	bl	8002e7c <SPI_WaitFlagStateUntilTimeout>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d01a      	beq.n	8003026 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff4:	f043 0220 	orr.w	r2, r3, #32
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e013      	b.n	8003028 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2200      	movs	r2, #0
 8003008:	2180      	movs	r1, #128	@ 0x80
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f7ff ff36 	bl	8002e7c <SPI_WaitFlagStateUntilTimeout>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d007      	beq.n	8003026 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301a:	f043 0220 	orr.w	r2, r3, #32
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e000      	b.n	8003028 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af02      	add	r7, sp, #8
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2201      	movs	r2, #1
 8003044:	2102      	movs	r1, #2
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f7ff ff18 	bl	8002e7c <SPI_WaitFlagStateUntilTimeout>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d007      	beq.n	8003062 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003056:	f043 0220 	orr.w	r2, r3, #32
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e013      	b.n	800308a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2200      	movs	r2, #0
 800306a:	2180      	movs	r1, #128	@ 0x80
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7ff ff05 	bl	8002e7c <SPI_WaitFlagStateUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d007      	beq.n	8003088 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307c:	f043 0220 	orr.w	r2, r3, #32
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e000      	b.n	800308a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e042      	b.n	800312a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d106      	bne.n	80030be <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7fe f9f9 	bl	80014b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2224      	movs	r2, #36	@ 0x24
 80030c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f972 	bl	80033c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030fa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800310a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2220      	movs	r2, #32
 8003116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b08a      	sub	sp, #40	@ 0x28
 8003136:	af02      	add	r7, sp, #8
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	603b      	str	r3, [r7, #0]
 800313e:	4613      	mov	r3, r2
 8003140:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b20      	cmp	r3, #32
 8003150:	d175      	bne.n	800323e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <HAL_UART_Transmit+0x2c>
 8003158:	88fb      	ldrh	r3, [r7, #6]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e06e      	b.n	8003240 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2221      	movs	r2, #33	@ 0x21
 800316c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003170:	f7fe fae0 	bl	8001734 <HAL_GetTick>
 8003174:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	88fa      	ldrh	r2, [r7, #6]
 800317a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800318a:	d108      	bne.n	800319e <HAL_UART_Transmit+0x6c>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d104      	bne.n	800319e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003194:	2300      	movs	r3, #0
 8003196:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	61bb      	str	r3, [r7, #24]
 800319c:	e003      	b.n	80031a6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031a6:	e02e      	b.n	8003206 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	2200      	movs	r2, #0
 80031b0:	2180      	movs	r1, #128	@ 0x80
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 f848 	bl	8003248 <UART_WaitOnFlagUntilTimeout>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d005      	beq.n	80031ca <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2220      	movs	r2, #32
 80031c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e03a      	b.n	8003240 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10b      	bne.n	80031e8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	461a      	mov	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031de:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	3302      	adds	r3, #2
 80031e4:	61bb      	str	r3, [r7, #24]
 80031e6:	e007      	b.n	80031f8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	781a      	ldrb	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3301      	adds	r3, #1
 80031f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800320a:	b29b      	uxth	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1cb      	bne.n	80031a8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2200      	movs	r2, #0
 8003218:	2140      	movs	r1, #64	@ 0x40
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 f814 	bl	8003248 <UART_WaitOnFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e006      	b.n	8003240 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2220      	movs	r2, #32
 8003236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	e000      	b.n	8003240 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
  }
}
 8003240:	4618      	mov	r0, r3
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	4613      	mov	r3, r2
 8003256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003258:	e03b      	b.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003260:	d037      	beq.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003262:	f7fe fa67 	bl	8001734 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	6a3a      	ldr	r2, [r7, #32]
 800326e:	429a      	cmp	r2, r3
 8003270:	d302      	bcc.n	8003278 <UART_WaitOnFlagUntilTimeout+0x30>
 8003272:	6a3b      	ldr	r3, [r7, #32]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e03a      	b.n	80032f2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b00      	cmp	r3, #0
 8003288:	d023      	beq.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b80      	cmp	r3, #128	@ 0x80
 800328e:	d020      	beq.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b40      	cmp	r3, #64	@ 0x40
 8003294:	d01d      	beq.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d116      	bne.n	80032d2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 f81d 	bl	80032fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2208      	movs	r2, #8
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e00f      	b.n	80032f2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	4013      	ands	r3, r2
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	429a      	cmp	r2, r3
 80032e0:	bf0c      	ite	eq
 80032e2:	2301      	moveq	r3, #1
 80032e4:	2300      	movne	r3, #0
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d0b4      	beq.n	800325a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b095      	sub	sp, #84	@ 0x54
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	330c      	adds	r3, #12
 8003308:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330c:	e853 3f00 	ldrex	r3, [r3]
 8003310:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003318:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	330c      	adds	r3, #12
 8003320:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003322:	643a      	str	r2, [r7, #64]	@ 0x40
 8003324:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003326:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003328:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800332a:	e841 2300 	strex	r3, r2, [r1]
 800332e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1e5      	bne.n	8003302 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	3314      	adds	r3, #20
 800333c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	e853 3f00 	ldrex	r3, [r3]
 8003344:	61fb      	str	r3, [r7, #28]
   return(result);
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	f023 0301 	bic.w	r3, r3, #1
 800334c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	3314      	adds	r3, #20
 8003354:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003356:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003358:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800335a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800335c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800335e:	e841 2300 	strex	r3, r2, [r1]
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1e5      	bne.n	8003336 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336e:	2b01      	cmp	r3, #1
 8003370:	d119      	bne.n	80033a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	330c      	adds	r3, #12
 8003378:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	e853 3f00 	ldrex	r3, [r3]
 8003380:	60bb      	str	r3, [r7, #8]
   return(result);
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	f023 0310 	bic.w	r3, r3, #16
 8003388:	647b      	str	r3, [r7, #68]	@ 0x44
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	330c      	adds	r3, #12
 8003390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003392:	61ba      	str	r2, [r7, #24]
 8003394:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003396:	6979      	ldr	r1, [r7, #20]
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	e841 2300 	strex	r3, r2, [r1]
 800339e:	613b      	str	r3, [r7, #16]
   return(result);
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1e5      	bne.n	8003372 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2220      	movs	r2, #32
 80033aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80033b4:	bf00      	nop
 80033b6:	3754      	adds	r7, #84	@ 0x54
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr
	...

080033c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68da      	ldr	r2, [r3, #12]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80033fa:	f023 030c 	bic.w	r3, r3, #12
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	430b      	orrs	r3, r1
 8003406:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699a      	ldr	r2, [r3, #24]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2c      	ldr	r2, [pc, #176]	@ (80034d4 <UART_SetConfig+0x114>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d103      	bne.n	8003430 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003428:	f7ff f86c 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	e002      	b.n	8003436 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003430:	f7ff f854 	bl	80024dc <HAL_RCC_GetPCLK1Freq>
 8003434:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	009a      	lsls	r2, r3, #2
 8003440:	441a      	add	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	4a22      	ldr	r2, [pc, #136]	@ (80034d8 <UART_SetConfig+0x118>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	0119      	lsls	r1, r3, #4
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	009a      	lsls	r2, r3, #2
 8003460:	441a      	add	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	fbb2 f2f3 	udiv	r2, r2, r3
 800346c:	4b1a      	ldr	r3, [pc, #104]	@ (80034d8 <UART_SetConfig+0x118>)
 800346e:	fba3 0302 	umull	r0, r3, r3, r2
 8003472:	095b      	lsrs	r3, r3, #5
 8003474:	2064      	movs	r0, #100	@ 0x64
 8003476:	fb00 f303 	mul.w	r3, r0, r3
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	3332      	adds	r3, #50	@ 0x32
 8003480:	4a15      	ldr	r2, [pc, #84]	@ (80034d8 <UART_SetConfig+0x118>)
 8003482:	fba2 2303 	umull	r2, r3, r2, r3
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800348c:	4419      	add	r1, r3
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	4613      	mov	r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	009a      	lsls	r2, r3, #2
 8003498:	441a      	add	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034a4:	4b0c      	ldr	r3, [pc, #48]	@ (80034d8 <UART_SetConfig+0x118>)
 80034a6:	fba3 0302 	umull	r0, r3, r3, r2
 80034aa:	095b      	lsrs	r3, r3, #5
 80034ac:	2064      	movs	r0, #100	@ 0x64
 80034ae:	fb00 f303 	mul.w	r3, r0, r3
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	011b      	lsls	r3, r3, #4
 80034b6:	3332      	adds	r3, #50	@ 0x32
 80034b8:	4a07      	ldr	r2, [pc, #28]	@ (80034d8 <UART_SetConfig+0x118>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	f003 020f 	and.w	r2, r3, #15
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	440a      	add	r2, r1
 80034ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80034cc:	bf00      	nop
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40013800 	.word	0x40013800
 80034d8:	51eb851f 	.word	0x51eb851f

080034dc <sniprintf>:
 80034dc:	b40c      	push	{r2, r3}
 80034de:	b530      	push	{r4, r5, lr}
 80034e0:	4b18      	ldr	r3, [pc, #96]	@ (8003544 <sniprintf+0x68>)
 80034e2:	1e0c      	subs	r4, r1, #0
 80034e4:	681d      	ldr	r5, [r3, #0]
 80034e6:	b09d      	sub	sp, #116	@ 0x74
 80034e8:	da08      	bge.n	80034fc <sniprintf+0x20>
 80034ea:	238b      	movs	r3, #139	@ 0x8b
 80034ec:	f04f 30ff 	mov.w	r0, #4294967295
 80034f0:	602b      	str	r3, [r5, #0]
 80034f2:	b01d      	add	sp, #116	@ 0x74
 80034f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034f8:	b002      	add	sp, #8
 80034fa:	4770      	bx	lr
 80034fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003500:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	931b      	str	r3, [sp, #108]	@ 0x6c
 800350a:	bf0c      	ite	eq
 800350c:	4623      	moveq	r3, r4
 800350e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003512:	9304      	str	r3, [sp, #16]
 8003514:	9307      	str	r3, [sp, #28]
 8003516:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800351a:	9002      	str	r0, [sp, #8]
 800351c:	9006      	str	r0, [sp, #24]
 800351e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003522:	4628      	mov	r0, r5
 8003524:	ab21      	add	r3, sp, #132	@ 0x84
 8003526:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003528:	a902      	add	r1, sp, #8
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	f000 f9dc 	bl	80038e8 <_svfiprintf_r>
 8003530:	1c43      	adds	r3, r0, #1
 8003532:	bfbc      	itt	lt
 8003534:	238b      	movlt	r3, #139	@ 0x8b
 8003536:	602b      	strlt	r3, [r5, #0]
 8003538:	2c00      	cmp	r4, #0
 800353a:	d0da      	beq.n	80034f2 <sniprintf+0x16>
 800353c:	2200      	movs	r2, #0
 800353e:	9b02      	ldr	r3, [sp, #8]
 8003540:	701a      	strb	r2, [r3, #0]
 8003542:	e7d6      	b.n	80034f2 <sniprintf+0x16>
 8003544:	2000000c 	.word	0x2000000c

08003548 <_vsniprintf_r>:
 8003548:	b530      	push	{r4, r5, lr}
 800354a:	4614      	mov	r4, r2
 800354c:	2c00      	cmp	r4, #0
 800354e:	4605      	mov	r5, r0
 8003550:	461a      	mov	r2, r3
 8003552:	b09b      	sub	sp, #108	@ 0x6c
 8003554:	da05      	bge.n	8003562 <_vsniprintf_r+0x1a>
 8003556:	238b      	movs	r3, #139	@ 0x8b
 8003558:	6003      	str	r3, [r0, #0]
 800355a:	f04f 30ff 	mov.w	r0, #4294967295
 800355e:	b01b      	add	sp, #108	@ 0x6c
 8003560:	bd30      	pop	{r4, r5, pc}
 8003562:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003566:	f8ad 300c 	strh.w	r3, [sp, #12]
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	9319      	str	r3, [sp, #100]	@ 0x64
 8003570:	bf0c      	ite	eq
 8003572:	4623      	moveq	r3, r4
 8003574:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003578:	9302      	str	r3, [sp, #8]
 800357a:	9305      	str	r3, [sp, #20]
 800357c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003580:	9100      	str	r1, [sp, #0]
 8003582:	9104      	str	r1, [sp, #16]
 8003584:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003588:	4669      	mov	r1, sp
 800358a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800358c:	f000 f9ac 	bl	80038e8 <_svfiprintf_r>
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	bfbc      	itt	lt
 8003594:	238b      	movlt	r3, #139	@ 0x8b
 8003596:	602b      	strlt	r3, [r5, #0]
 8003598:	2c00      	cmp	r4, #0
 800359a:	d0e0      	beq.n	800355e <_vsniprintf_r+0x16>
 800359c:	2200      	movs	r2, #0
 800359e:	9b00      	ldr	r3, [sp, #0]
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	e7dc      	b.n	800355e <_vsniprintf_r+0x16>

080035a4 <vsniprintf>:
 80035a4:	b507      	push	{r0, r1, r2, lr}
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	4613      	mov	r3, r2
 80035aa:	460a      	mov	r2, r1
 80035ac:	4601      	mov	r1, r0
 80035ae:	4803      	ldr	r0, [pc, #12]	@ (80035bc <vsniprintf+0x18>)
 80035b0:	6800      	ldr	r0, [r0, #0]
 80035b2:	f7ff ffc9 	bl	8003548 <_vsniprintf_r>
 80035b6:	b003      	add	sp, #12
 80035b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80035bc:	2000000c 	.word	0x2000000c

080035c0 <memset>:
 80035c0:	4603      	mov	r3, r0
 80035c2:	4402      	add	r2, r0
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d100      	bne.n	80035ca <memset+0xa>
 80035c8:	4770      	bx	lr
 80035ca:	f803 1b01 	strb.w	r1, [r3], #1
 80035ce:	e7f9      	b.n	80035c4 <memset+0x4>

080035d0 <__errno>:
 80035d0:	4b01      	ldr	r3, [pc, #4]	@ (80035d8 <__errno+0x8>)
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	2000000c 	.word	0x2000000c

080035dc <__libc_init_array>:
 80035dc:	b570      	push	{r4, r5, r6, lr}
 80035de:	2600      	movs	r6, #0
 80035e0:	4d0c      	ldr	r5, [pc, #48]	@ (8003614 <__libc_init_array+0x38>)
 80035e2:	4c0d      	ldr	r4, [pc, #52]	@ (8003618 <__libc_init_array+0x3c>)
 80035e4:	1b64      	subs	r4, r4, r5
 80035e6:	10a4      	asrs	r4, r4, #2
 80035e8:	42a6      	cmp	r6, r4
 80035ea:	d109      	bne.n	8003600 <__libc_init_array+0x24>
 80035ec:	f000 fc76 	bl	8003edc <_init>
 80035f0:	2600      	movs	r6, #0
 80035f2:	4d0a      	ldr	r5, [pc, #40]	@ (800361c <__libc_init_array+0x40>)
 80035f4:	4c0a      	ldr	r4, [pc, #40]	@ (8003620 <__libc_init_array+0x44>)
 80035f6:	1b64      	subs	r4, r4, r5
 80035f8:	10a4      	asrs	r4, r4, #2
 80035fa:	42a6      	cmp	r6, r4
 80035fc:	d105      	bne.n	800360a <__libc_init_array+0x2e>
 80035fe:	bd70      	pop	{r4, r5, r6, pc}
 8003600:	f855 3b04 	ldr.w	r3, [r5], #4
 8003604:	4798      	blx	r3
 8003606:	3601      	adds	r6, #1
 8003608:	e7ee      	b.n	80035e8 <__libc_init_array+0xc>
 800360a:	f855 3b04 	ldr.w	r3, [r5], #4
 800360e:	4798      	blx	r3
 8003610:	3601      	adds	r6, #1
 8003612:	e7f2      	b.n	80035fa <__libc_init_array+0x1e>
 8003614:	08004158 	.word	0x08004158
 8003618:	08004158 	.word	0x08004158
 800361c:	08004158 	.word	0x08004158
 8003620:	0800415c 	.word	0x0800415c

08003624 <__retarget_lock_acquire_recursive>:
 8003624:	4770      	bx	lr

08003626 <__retarget_lock_release_recursive>:
 8003626:	4770      	bx	lr

08003628 <memcpy>:
 8003628:	440a      	add	r2, r1
 800362a:	4291      	cmp	r1, r2
 800362c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003630:	d100      	bne.n	8003634 <memcpy+0xc>
 8003632:	4770      	bx	lr
 8003634:	b510      	push	{r4, lr}
 8003636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800363a:	4291      	cmp	r1, r2
 800363c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003640:	d1f9      	bne.n	8003636 <memcpy+0xe>
 8003642:	bd10      	pop	{r4, pc}

08003644 <_free_r>:
 8003644:	b538      	push	{r3, r4, r5, lr}
 8003646:	4605      	mov	r5, r0
 8003648:	2900      	cmp	r1, #0
 800364a:	d040      	beq.n	80036ce <_free_r+0x8a>
 800364c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003650:	1f0c      	subs	r4, r1, #4
 8003652:	2b00      	cmp	r3, #0
 8003654:	bfb8      	it	lt
 8003656:	18e4      	addlt	r4, r4, r3
 8003658:	f000 f8de 	bl	8003818 <__malloc_lock>
 800365c:	4a1c      	ldr	r2, [pc, #112]	@ (80036d0 <_free_r+0x8c>)
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	b933      	cbnz	r3, 8003670 <_free_r+0x2c>
 8003662:	6063      	str	r3, [r4, #4]
 8003664:	6014      	str	r4, [r2, #0]
 8003666:	4628      	mov	r0, r5
 8003668:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800366c:	f000 b8da 	b.w	8003824 <__malloc_unlock>
 8003670:	42a3      	cmp	r3, r4
 8003672:	d908      	bls.n	8003686 <_free_r+0x42>
 8003674:	6820      	ldr	r0, [r4, #0]
 8003676:	1821      	adds	r1, r4, r0
 8003678:	428b      	cmp	r3, r1
 800367a:	bf01      	itttt	eq
 800367c:	6819      	ldreq	r1, [r3, #0]
 800367e:	685b      	ldreq	r3, [r3, #4]
 8003680:	1809      	addeq	r1, r1, r0
 8003682:	6021      	streq	r1, [r4, #0]
 8003684:	e7ed      	b.n	8003662 <_free_r+0x1e>
 8003686:	461a      	mov	r2, r3
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	b10b      	cbz	r3, 8003690 <_free_r+0x4c>
 800368c:	42a3      	cmp	r3, r4
 800368e:	d9fa      	bls.n	8003686 <_free_r+0x42>
 8003690:	6811      	ldr	r1, [r2, #0]
 8003692:	1850      	adds	r0, r2, r1
 8003694:	42a0      	cmp	r0, r4
 8003696:	d10b      	bne.n	80036b0 <_free_r+0x6c>
 8003698:	6820      	ldr	r0, [r4, #0]
 800369a:	4401      	add	r1, r0
 800369c:	1850      	adds	r0, r2, r1
 800369e:	4283      	cmp	r3, r0
 80036a0:	6011      	str	r1, [r2, #0]
 80036a2:	d1e0      	bne.n	8003666 <_free_r+0x22>
 80036a4:	6818      	ldr	r0, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4408      	add	r0, r1
 80036aa:	6010      	str	r0, [r2, #0]
 80036ac:	6053      	str	r3, [r2, #4]
 80036ae:	e7da      	b.n	8003666 <_free_r+0x22>
 80036b0:	d902      	bls.n	80036b8 <_free_r+0x74>
 80036b2:	230c      	movs	r3, #12
 80036b4:	602b      	str	r3, [r5, #0]
 80036b6:	e7d6      	b.n	8003666 <_free_r+0x22>
 80036b8:	6820      	ldr	r0, [r4, #0]
 80036ba:	1821      	adds	r1, r4, r0
 80036bc:	428b      	cmp	r3, r1
 80036be:	bf01      	itttt	eq
 80036c0:	6819      	ldreq	r1, [r3, #0]
 80036c2:	685b      	ldreq	r3, [r3, #4]
 80036c4:	1809      	addeq	r1, r1, r0
 80036c6:	6021      	streq	r1, [r4, #0]
 80036c8:	6063      	str	r3, [r4, #4]
 80036ca:	6054      	str	r4, [r2, #4]
 80036cc:	e7cb      	b.n	8003666 <_free_r+0x22>
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	200005e8 	.word	0x200005e8

080036d4 <sbrk_aligned>:
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	4e0f      	ldr	r6, [pc, #60]	@ (8003714 <sbrk_aligned+0x40>)
 80036d8:	460c      	mov	r4, r1
 80036da:	6831      	ldr	r1, [r6, #0]
 80036dc:	4605      	mov	r5, r0
 80036de:	b911      	cbnz	r1, 80036e6 <sbrk_aligned+0x12>
 80036e0:	f000 fba8 	bl	8003e34 <_sbrk_r>
 80036e4:	6030      	str	r0, [r6, #0]
 80036e6:	4621      	mov	r1, r4
 80036e8:	4628      	mov	r0, r5
 80036ea:	f000 fba3 	bl	8003e34 <_sbrk_r>
 80036ee:	1c43      	adds	r3, r0, #1
 80036f0:	d103      	bne.n	80036fa <sbrk_aligned+0x26>
 80036f2:	f04f 34ff 	mov.w	r4, #4294967295
 80036f6:	4620      	mov	r0, r4
 80036f8:	bd70      	pop	{r4, r5, r6, pc}
 80036fa:	1cc4      	adds	r4, r0, #3
 80036fc:	f024 0403 	bic.w	r4, r4, #3
 8003700:	42a0      	cmp	r0, r4
 8003702:	d0f8      	beq.n	80036f6 <sbrk_aligned+0x22>
 8003704:	1a21      	subs	r1, r4, r0
 8003706:	4628      	mov	r0, r5
 8003708:	f000 fb94 	bl	8003e34 <_sbrk_r>
 800370c:	3001      	adds	r0, #1
 800370e:	d1f2      	bne.n	80036f6 <sbrk_aligned+0x22>
 8003710:	e7ef      	b.n	80036f2 <sbrk_aligned+0x1e>
 8003712:	bf00      	nop
 8003714:	200005e4 	.word	0x200005e4

08003718 <_malloc_r>:
 8003718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800371c:	1ccd      	adds	r5, r1, #3
 800371e:	f025 0503 	bic.w	r5, r5, #3
 8003722:	3508      	adds	r5, #8
 8003724:	2d0c      	cmp	r5, #12
 8003726:	bf38      	it	cc
 8003728:	250c      	movcc	r5, #12
 800372a:	2d00      	cmp	r5, #0
 800372c:	4606      	mov	r6, r0
 800372e:	db01      	blt.n	8003734 <_malloc_r+0x1c>
 8003730:	42a9      	cmp	r1, r5
 8003732:	d904      	bls.n	800373e <_malloc_r+0x26>
 8003734:	230c      	movs	r3, #12
 8003736:	6033      	str	r3, [r6, #0]
 8003738:	2000      	movs	r0, #0
 800373a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800373e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003814 <_malloc_r+0xfc>
 8003742:	f000 f869 	bl	8003818 <__malloc_lock>
 8003746:	f8d8 3000 	ldr.w	r3, [r8]
 800374a:	461c      	mov	r4, r3
 800374c:	bb44      	cbnz	r4, 80037a0 <_malloc_r+0x88>
 800374e:	4629      	mov	r1, r5
 8003750:	4630      	mov	r0, r6
 8003752:	f7ff ffbf 	bl	80036d4 <sbrk_aligned>
 8003756:	1c43      	adds	r3, r0, #1
 8003758:	4604      	mov	r4, r0
 800375a:	d158      	bne.n	800380e <_malloc_r+0xf6>
 800375c:	f8d8 4000 	ldr.w	r4, [r8]
 8003760:	4627      	mov	r7, r4
 8003762:	2f00      	cmp	r7, #0
 8003764:	d143      	bne.n	80037ee <_malloc_r+0xd6>
 8003766:	2c00      	cmp	r4, #0
 8003768:	d04b      	beq.n	8003802 <_malloc_r+0xea>
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	4639      	mov	r1, r7
 800376e:	4630      	mov	r0, r6
 8003770:	eb04 0903 	add.w	r9, r4, r3
 8003774:	f000 fb5e 	bl	8003e34 <_sbrk_r>
 8003778:	4581      	cmp	r9, r0
 800377a:	d142      	bne.n	8003802 <_malloc_r+0xea>
 800377c:	6821      	ldr	r1, [r4, #0]
 800377e:	4630      	mov	r0, r6
 8003780:	1a6d      	subs	r5, r5, r1
 8003782:	4629      	mov	r1, r5
 8003784:	f7ff ffa6 	bl	80036d4 <sbrk_aligned>
 8003788:	3001      	adds	r0, #1
 800378a:	d03a      	beq.n	8003802 <_malloc_r+0xea>
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	442b      	add	r3, r5
 8003790:	6023      	str	r3, [r4, #0]
 8003792:	f8d8 3000 	ldr.w	r3, [r8]
 8003796:	685a      	ldr	r2, [r3, #4]
 8003798:	bb62      	cbnz	r2, 80037f4 <_malloc_r+0xdc>
 800379a:	f8c8 7000 	str.w	r7, [r8]
 800379e:	e00f      	b.n	80037c0 <_malloc_r+0xa8>
 80037a0:	6822      	ldr	r2, [r4, #0]
 80037a2:	1b52      	subs	r2, r2, r5
 80037a4:	d420      	bmi.n	80037e8 <_malloc_r+0xd0>
 80037a6:	2a0b      	cmp	r2, #11
 80037a8:	d917      	bls.n	80037da <_malloc_r+0xc2>
 80037aa:	1961      	adds	r1, r4, r5
 80037ac:	42a3      	cmp	r3, r4
 80037ae:	6025      	str	r5, [r4, #0]
 80037b0:	bf18      	it	ne
 80037b2:	6059      	strne	r1, [r3, #4]
 80037b4:	6863      	ldr	r3, [r4, #4]
 80037b6:	bf08      	it	eq
 80037b8:	f8c8 1000 	streq.w	r1, [r8]
 80037bc:	5162      	str	r2, [r4, r5]
 80037be:	604b      	str	r3, [r1, #4]
 80037c0:	4630      	mov	r0, r6
 80037c2:	f000 f82f 	bl	8003824 <__malloc_unlock>
 80037c6:	f104 000b 	add.w	r0, r4, #11
 80037ca:	1d23      	adds	r3, r4, #4
 80037cc:	f020 0007 	bic.w	r0, r0, #7
 80037d0:	1ac2      	subs	r2, r0, r3
 80037d2:	bf1c      	itt	ne
 80037d4:	1a1b      	subne	r3, r3, r0
 80037d6:	50a3      	strne	r3, [r4, r2]
 80037d8:	e7af      	b.n	800373a <_malloc_r+0x22>
 80037da:	6862      	ldr	r2, [r4, #4]
 80037dc:	42a3      	cmp	r3, r4
 80037de:	bf0c      	ite	eq
 80037e0:	f8c8 2000 	streq.w	r2, [r8]
 80037e4:	605a      	strne	r2, [r3, #4]
 80037e6:	e7eb      	b.n	80037c0 <_malloc_r+0xa8>
 80037e8:	4623      	mov	r3, r4
 80037ea:	6864      	ldr	r4, [r4, #4]
 80037ec:	e7ae      	b.n	800374c <_malloc_r+0x34>
 80037ee:	463c      	mov	r4, r7
 80037f0:	687f      	ldr	r7, [r7, #4]
 80037f2:	e7b6      	b.n	8003762 <_malloc_r+0x4a>
 80037f4:	461a      	mov	r2, r3
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	42a3      	cmp	r3, r4
 80037fa:	d1fb      	bne.n	80037f4 <_malloc_r+0xdc>
 80037fc:	2300      	movs	r3, #0
 80037fe:	6053      	str	r3, [r2, #4]
 8003800:	e7de      	b.n	80037c0 <_malloc_r+0xa8>
 8003802:	230c      	movs	r3, #12
 8003804:	4630      	mov	r0, r6
 8003806:	6033      	str	r3, [r6, #0]
 8003808:	f000 f80c 	bl	8003824 <__malloc_unlock>
 800380c:	e794      	b.n	8003738 <_malloc_r+0x20>
 800380e:	6005      	str	r5, [r0, #0]
 8003810:	e7d6      	b.n	80037c0 <_malloc_r+0xa8>
 8003812:	bf00      	nop
 8003814:	200005e8 	.word	0x200005e8

08003818 <__malloc_lock>:
 8003818:	4801      	ldr	r0, [pc, #4]	@ (8003820 <__malloc_lock+0x8>)
 800381a:	f7ff bf03 	b.w	8003624 <__retarget_lock_acquire_recursive>
 800381e:	bf00      	nop
 8003820:	200005e0 	.word	0x200005e0

08003824 <__malloc_unlock>:
 8003824:	4801      	ldr	r0, [pc, #4]	@ (800382c <__malloc_unlock+0x8>)
 8003826:	f7ff befe 	b.w	8003626 <__retarget_lock_release_recursive>
 800382a:	bf00      	nop
 800382c:	200005e0 	.word	0x200005e0

08003830 <__ssputs_r>:
 8003830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003834:	461f      	mov	r7, r3
 8003836:	688e      	ldr	r6, [r1, #8]
 8003838:	4682      	mov	sl, r0
 800383a:	42be      	cmp	r6, r7
 800383c:	460c      	mov	r4, r1
 800383e:	4690      	mov	r8, r2
 8003840:	680b      	ldr	r3, [r1, #0]
 8003842:	d82d      	bhi.n	80038a0 <__ssputs_r+0x70>
 8003844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003848:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800384c:	d026      	beq.n	800389c <__ssputs_r+0x6c>
 800384e:	6965      	ldr	r5, [r4, #20]
 8003850:	6909      	ldr	r1, [r1, #16]
 8003852:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003856:	eba3 0901 	sub.w	r9, r3, r1
 800385a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800385e:	1c7b      	adds	r3, r7, #1
 8003860:	444b      	add	r3, r9
 8003862:	106d      	asrs	r5, r5, #1
 8003864:	429d      	cmp	r5, r3
 8003866:	bf38      	it	cc
 8003868:	461d      	movcc	r5, r3
 800386a:	0553      	lsls	r3, r2, #21
 800386c:	d527      	bpl.n	80038be <__ssputs_r+0x8e>
 800386e:	4629      	mov	r1, r5
 8003870:	f7ff ff52 	bl	8003718 <_malloc_r>
 8003874:	4606      	mov	r6, r0
 8003876:	b360      	cbz	r0, 80038d2 <__ssputs_r+0xa2>
 8003878:	464a      	mov	r2, r9
 800387a:	6921      	ldr	r1, [r4, #16]
 800387c:	f7ff fed4 	bl	8003628 <memcpy>
 8003880:	89a3      	ldrh	r3, [r4, #12]
 8003882:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800388a:	81a3      	strh	r3, [r4, #12]
 800388c:	6126      	str	r6, [r4, #16]
 800388e:	444e      	add	r6, r9
 8003890:	6026      	str	r6, [r4, #0]
 8003892:	463e      	mov	r6, r7
 8003894:	6165      	str	r5, [r4, #20]
 8003896:	eba5 0509 	sub.w	r5, r5, r9
 800389a:	60a5      	str	r5, [r4, #8]
 800389c:	42be      	cmp	r6, r7
 800389e:	d900      	bls.n	80038a2 <__ssputs_r+0x72>
 80038a0:	463e      	mov	r6, r7
 80038a2:	4632      	mov	r2, r6
 80038a4:	4641      	mov	r1, r8
 80038a6:	6820      	ldr	r0, [r4, #0]
 80038a8:	f000 faaa 	bl	8003e00 <memmove>
 80038ac:	2000      	movs	r0, #0
 80038ae:	68a3      	ldr	r3, [r4, #8]
 80038b0:	1b9b      	subs	r3, r3, r6
 80038b2:	60a3      	str	r3, [r4, #8]
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	4433      	add	r3, r6
 80038b8:	6023      	str	r3, [r4, #0]
 80038ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038be:	462a      	mov	r2, r5
 80038c0:	f000 fad6 	bl	8003e70 <_realloc_r>
 80038c4:	4606      	mov	r6, r0
 80038c6:	2800      	cmp	r0, #0
 80038c8:	d1e0      	bne.n	800388c <__ssputs_r+0x5c>
 80038ca:	4650      	mov	r0, sl
 80038cc:	6921      	ldr	r1, [r4, #16]
 80038ce:	f7ff feb9 	bl	8003644 <_free_r>
 80038d2:	230c      	movs	r3, #12
 80038d4:	f8ca 3000 	str.w	r3, [sl]
 80038d8:	89a3      	ldrh	r3, [r4, #12]
 80038da:	f04f 30ff 	mov.w	r0, #4294967295
 80038de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038e2:	81a3      	strh	r3, [r4, #12]
 80038e4:	e7e9      	b.n	80038ba <__ssputs_r+0x8a>
	...

080038e8 <_svfiprintf_r>:
 80038e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ec:	4698      	mov	r8, r3
 80038ee:	898b      	ldrh	r3, [r1, #12]
 80038f0:	4607      	mov	r7, r0
 80038f2:	061b      	lsls	r3, r3, #24
 80038f4:	460d      	mov	r5, r1
 80038f6:	4614      	mov	r4, r2
 80038f8:	b09d      	sub	sp, #116	@ 0x74
 80038fa:	d510      	bpl.n	800391e <_svfiprintf_r+0x36>
 80038fc:	690b      	ldr	r3, [r1, #16]
 80038fe:	b973      	cbnz	r3, 800391e <_svfiprintf_r+0x36>
 8003900:	2140      	movs	r1, #64	@ 0x40
 8003902:	f7ff ff09 	bl	8003718 <_malloc_r>
 8003906:	6028      	str	r0, [r5, #0]
 8003908:	6128      	str	r0, [r5, #16]
 800390a:	b930      	cbnz	r0, 800391a <_svfiprintf_r+0x32>
 800390c:	230c      	movs	r3, #12
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	f04f 30ff 	mov.w	r0, #4294967295
 8003914:	b01d      	add	sp, #116	@ 0x74
 8003916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800391a:	2340      	movs	r3, #64	@ 0x40
 800391c:	616b      	str	r3, [r5, #20]
 800391e:	2300      	movs	r3, #0
 8003920:	9309      	str	r3, [sp, #36]	@ 0x24
 8003922:	2320      	movs	r3, #32
 8003924:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003928:	2330      	movs	r3, #48	@ 0x30
 800392a:	f04f 0901 	mov.w	r9, #1
 800392e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003932:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003acc <_svfiprintf_r+0x1e4>
 8003936:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800393a:	4623      	mov	r3, r4
 800393c:	469a      	mov	sl, r3
 800393e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003942:	b10a      	cbz	r2, 8003948 <_svfiprintf_r+0x60>
 8003944:	2a25      	cmp	r2, #37	@ 0x25
 8003946:	d1f9      	bne.n	800393c <_svfiprintf_r+0x54>
 8003948:	ebba 0b04 	subs.w	fp, sl, r4
 800394c:	d00b      	beq.n	8003966 <_svfiprintf_r+0x7e>
 800394e:	465b      	mov	r3, fp
 8003950:	4622      	mov	r2, r4
 8003952:	4629      	mov	r1, r5
 8003954:	4638      	mov	r0, r7
 8003956:	f7ff ff6b 	bl	8003830 <__ssputs_r>
 800395a:	3001      	adds	r0, #1
 800395c:	f000 80a7 	beq.w	8003aae <_svfiprintf_r+0x1c6>
 8003960:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003962:	445a      	add	r2, fp
 8003964:	9209      	str	r2, [sp, #36]	@ 0x24
 8003966:	f89a 3000 	ldrb.w	r3, [sl]
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 809f 	beq.w	8003aae <_svfiprintf_r+0x1c6>
 8003970:	2300      	movs	r3, #0
 8003972:	f04f 32ff 	mov.w	r2, #4294967295
 8003976:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800397a:	f10a 0a01 	add.w	sl, sl, #1
 800397e:	9304      	str	r3, [sp, #16]
 8003980:	9307      	str	r3, [sp, #28]
 8003982:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003986:	931a      	str	r3, [sp, #104]	@ 0x68
 8003988:	4654      	mov	r4, sl
 800398a:	2205      	movs	r2, #5
 800398c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003990:	484e      	ldr	r0, [pc, #312]	@ (8003acc <_svfiprintf_r+0x1e4>)
 8003992:	f000 fa5f 	bl	8003e54 <memchr>
 8003996:	9a04      	ldr	r2, [sp, #16]
 8003998:	b9d8      	cbnz	r0, 80039d2 <_svfiprintf_r+0xea>
 800399a:	06d0      	lsls	r0, r2, #27
 800399c:	bf44      	itt	mi
 800399e:	2320      	movmi	r3, #32
 80039a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039a4:	0711      	lsls	r1, r2, #28
 80039a6:	bf44      	itt	mi
 80039a8:	232b      	movmi	r3, #43	@ 0x2b
 80039aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039ae:	f89a 3000 	ldrb.w	r3, [sl]
 80039b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80039b4:	d015      	beq.n	80039e2 <_svfiprintf_r+0xfa>
 80039b6:	4654      	mov	r4, sl
 80039b8:	2000      	movs	r0, #0
 80039ba:	f04f 0c0a 	mov.w	ip, #10
 80039be:	9a07      	ldr	r2, [sp, #28]
 80039c0:	4621      	mov	r1, r4
 80039c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039c6:	3b30      	subs	r3, #48	@ 0x30
 80039c8:	2b09      	cmp	r3, #9
 80039ca:	d94b      	bls.n	8003a64 <_svfiprintf_r+0x17c>
 80039cc:	b1b0      	cbz	r0, 80039fc <_svfiprintf_r+0x114>
 80039ce:	9207      	str	r2, [sp, #28]
 80039d0:	e014      	b.n	80039fc <_svfiprintf_r+0x114>
 80039d2:	eba0 0308 	sub.w	r3, r0, r8
 80039d6:	fa09 f303 	lsl.w	r3, r9, r3
 80039da:	4313      	orrs	r3, r2
 80039dc:	46a2      	mov	sl, r4
 80039de:	9304      	str	r3, [sp, #16]
 80039e0:	e7d2      	b.n	8003988 <_svfiprintf_r+0xa0>
 80039e2:	9b03      	ldr	r3, [sp, #12]
 80039e4:	1d19      	adds	r1, r3, #4
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	9103      	str	r1, [sp, #12]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bfbb      	ittet	lt
 80039ee:	425b      	neglt	r3, r3
 80039f0:	f042 0202 	orrlt.w	r2, r2, #2
 80039f4:	9307      	strge	r3, [sp, #28]
 80039f6:	9307      	strlt	r3, [sp, #28]
 80039f8:	bfb8      	it	lt
 80039fa:	9204      	strlt	r2, [sp, #16]
 80039fc:	7823      	ldrb	r3, [r4, #0]
 80039fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a00:	d10a      	bne.n	8003a18 <_svfiprintf_r+0x130>
 8003a02:	7863      	ldrb	r3, [r4, #1]
 8003a04:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a06:	d132      	bne.n	8003a6e <_svfiprintf_r+0x186>
 8003a08:	9b03      	ldr	r3, [sp, #12]
 8003a0a:	3402      	adds	r4, #2
 8003a0c:	1d1a      	adds	r2, r3, #4
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	9203      	str	r2, [sp, #12]
 8003a12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a16:	9305      	str	r3, [sp, #20]
 8003a18:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003ad0 <_svfiprintf_r+0x1e8>
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	4650      	mov	r0, sl
 8003a20:	7821      	ldrb	r1, [r4, #0]
 8003a22:	f000 fa17 	bl	8003e54 <memchr>
 8003a26:	b138      	cbz	r0, 8003a38 <_svfiprintf_r+0x150>
 8003a28:	2240      	movs	r2, #64	@ 0x40
 8003a2a:	9b04      	ldr	r3, [sp, #16]
 8003a2c:	eba0 000a 	sub.w	r0, r0, sl
 8003a30:	4082      	lsls	r2, r0
 8003a32:	4313      	orrs	r3, r2
 8003a34:	3401      	adds	r4, #1
 8003a36:	9304      	str	r3, [sp, #16]
 8003a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a3c:	2206      	movs	r2, #6
 8003a3e:	4825      	ldr	r0, [pc, #148]	@ (8003ad4 <_svfiprintf_r+0x1ec>)
 8003a40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a44:	f000 fa06 	bl	8003e54 <memchr>
 8003a48:	2800      	cmp	r0, #0
 8003a4a:	d036      	beq.n	8003aba <_svfiprintf_r+0x1d2>
 8003a4c:	4b22      	ldr	r3, [pc, #136]	@ (8003ad8 <_svfiprintf_r+0x1f0>)
 8003a4e:	bb1b      	cbnz	r3, 8003a98 <_svfiprintf_r+0x1b0>
 8003a50:	9b03      	ldr	r3, [sp, #12]
 8003a52:	3307      	adds	r3, #7
 8003a54:	f023 0307 	bic.w	r3, r3, #7
 8003a58:	3308      	adds	r3, #8
 8003a5a:	9303      	str	r3, [sp, #12]
 8003a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a5e:	4433      	add	r3, r6
 8003a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a62:	e76a      	b.n	800393a <_svfiprintf_r+0x52>
 8003a64:	460c      	mov	r4, r1
 8003a66:	2001      	movs	r0, #1
 8003a68:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a6c:	e7a8      	b.n	80039c0 <_svfiprintf_r+0xd8>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f04f 0c0a 	mov.w	ip, #10
 8003a74:	4619      	mov	r1, r3
 8003a76:	3401      	adds	r4, #1
 8003a78:	9305      	str	r3, [sp, #20]
 8003a7a:	4620      	mov	r0, r4
 8003a7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a80:	3a30      	subs	r2, #48	@ 0x30
 8003a82:	2a09      	cmp	r2, #9
 8003a84:	d903      	bls.n	8003a8e <_svfiprintf_r+0x1a6>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0c6      	beq.n	8003a18 <_svfiprintf_r+0x130>
 8003a8a:	9105      	str	r1, [sp, #20]
 8003a8c:	e7c4      	b.n	8003a18 <_svfiprintf_r+0x130>
 8003a8e:	4604      	mov	r4, r0
 8003a90:	2301      	movs	r3, #1
 8003a92:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a96:	e7f0      	b.n	8003a7a <_svfiprintf_r+0x192>
 8003a98:	ab03      	add	r3, sp, #12
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	462a      	mov	r2, r5
 8003a9e:	4638      	mov	r0, r7
 8003aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8003adc <_svfiprintf_r+0x1f4>)
 8003aa2:	a904      	add	r1, sp, #16
 8003aa4:	f3af 8000 	nop.w
 8003aa8:	1c42      	adds	r2, r0, #1
 8003aaa:	4606      	mov	r6, r0
 8003aac:	d1d6      	bne.n	8003a5c <_svfiprintf_r+0x174>
 8003aae:	89ab      	ldrh	r3, [r5, #12]
 8003ab0:	065b      	lsls	r3, r3, #25
 8003ab2:	f53f af2d 	bmi.w	8003910 <_svfiprintf_r+0x28>
 8003ab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ab8:	e72c      	b.n	8003914 <_svfiprintf_r+0x2c>
 8003aba:	ab03      	add	r3, sp, #12
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	462a      	mov	r2, r5
 8003ac0:	4638      	mov	r0, r7
 8003ac2:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <_svfiprintf_r+0x1f4>)
 8003ac4:	a904      	add	r1, sp, #16
 8003ac6:	f000 f87d 	bl	8003bc4 <_printf_i>
 8003aca:	e7ed      	b.n	8003aa8 <_svfiprintf_r+0x1c0>
 8003acc:	0800411a 	.word	0x0800411a
 8003ad0:	08004120 	.word	0x08004120
 8003ad4:	08004124 	.word	0x08004124
 8003ad8:	00000000 	.word	0x00000000
 8003adc:	08003831 	.word	0x08003831

08003ae0 <_printf_common>:
 8003ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ae4:	4616      	mov	r6, r2
 8003ae6:	4698      	mov	r8, r3
 8003ae8:	688a      	ldr	r2, [r1, #8]
 8003aea:	690b      	ldr	r3, [r1, #16]
 8003aec:	4607      	mov	r7, r0
 8003aee:	4293      	cmp	r3, r2
 8003af0:	bfb8      	it	lt
 8003af2:	4613      	movlt	r3, r2
 8003af4:	6033      	str	r3, [r6, #0]
 8003af6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003afa:	460c      	mov	r4, r1
 8003afc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b00:	b10a      	cbz	r2, 8003b06 <_printf_common+0x26>
 8003b02:	3301      	adds	r3, #1
 8003b04:	6033      	str	r3, [r6, #0]
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	0699      	lsls	r1, r3, #26
 8003b0a:	bf42      	ittt	mi
 8003b0c:	6833      	ldrmi	r3, [r6, #0]
 8003b0e:	3302      	addmi	r3, #2
 8003b10:	6033      	strmi	r3, [r6, #0]
 8003b12:	6825      	ldr	r5, [r4, #0]
 8003b14:	f015 0506 	ands.w	r5, r5, #6
 8003b18:	d106      	bne.n	8003b28 <_printf_common+0x48>
 8003b1a:	f104 0a19 	add.w	sl, r4, #25
 8003b1e:	68e3      	ldr	r3, [r4, #12]
 8003b20:	6832      	ldr	r2, [r6, #0]
 8003b22:	1a9b      	subs	r3, r3, r2
 8003b24:	42ab      	cmp	r3, r5
 8003b26:	dc2b      	bgt.n	8003b80 <_printf_common+0xa0>
 8003b28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b2c:	6822      	ldr	r2, [r4, #0]
 8003b2e:	3b00      	subs	r3, #0
 8003b30:	bf18      	it	ne
 8003b32:	2301      	movne	r3, #1
 8003b34:	0692      	lsls	r2, r2, #26
 8003b36:	d430      	bmi.n	8003b9a <_printf_common+0xba>
 8003b38:	4641      	mov	r1, r8
 8003b3a:	4638      	mov	r0, r7
 8003b3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b40:	47c8      	blx	r9
 8003b42:	3001      	adds	r0, #1
 8003b44:	d023      	beq.n	8003b8e <_printf_common+0xae>
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	6922      	ldr	r2, [r4, #16]
 8003b4a:	f003 0306 	and.w	r3, r3, #6
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	bf14      	ite	ne
 8003b52:	2500      	movne	r5, #0
 8003b54:	6833      	ldreq	r3, [r6, #0]
 8003b56:	f04f 0600 	mov.w	r6, #0
 8003b5a:	bf08      	it	eq
 8003b5c:	68e5      	ldreq	r5, [r4, #12]
 8003b5e:	f104 041a 	add.w	r4, r4, #26
 8003b62:	bf08      	it	eq
 8003b64:	1aed      	subeq	r5, r5, r3
 8003b66:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003b6a:	bf08      	it	eq
 8003b6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b70:	4293      	cmp	r3, r2
 8003b72:	bfc4      	itt	gt
 8003b74:	1a9b      	subgt	r3, r3, r2
 8003b76:	18ed      	addgt	r5, r5, r3
 8003b78:	42b5      	cmp	r5, r6
 8003b7a:	d11a      	bne.n	8003bb2 <_printf_common+0xd2>
 8003b7c:	2000      	movs	r0, #0
 8003b7e:	e008      	b.n	8003b92 <_printf_common+0xb2>
 8003b80:	2301      	movs	r3, #1
 8003b82:	4652      	mov	r2, sl
 8003b84:	4641      	mov	r1, r8
 8003b86:	4638      	mov	r0, r7
 8003b88:	47c8      	blx	r9
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	d103      	bne.n	8003b96 <_printf_common+0xb6>
 8003b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b96:	3501      	adds	r5, #1
 8003b98:	e7c1      	b.n	8003b1e <_printf_common+0x3e>
 8003b9a:	2030      	movs	r0, #48	@ 0x30
 8003b9c:	18e1      	adds	r1, r4, r3
 8003b9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ba8:	4422      	add	r2, r4
 8003baa:	3302      	adds	r3, #2
 8003bac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003bb0:	e7c2      	b.n	8003b38 <_printf_common+0x58>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	4622      	mov	r2, r4
 8003bb6:	4641      	mov	r1, r8
 8003bb8:	4638      	mov	r0, r7
 8003bba:	47c8      	blx	r9
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d0e6      	beq.n	8003b8e <_printf_common+0xae>
 8003bc0:	3601      	adds	r6, #1
 8003bc2:	e7d9      	b.n	8003b78 <_printf_common+0x98>

08003bc4 <_printf_i>:
 8003bc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bc8:	7e0f      	ldrb	r7, [r1, #24]
 8003bca:	4691      	mov	r9, r2
 8003bcc:	2f78      	cmp	r7, #120	@ 0x78
 8003bce:	4680      	mov	r8, r0
 8003bd0:	460c      	mov	r4, r1
 8003bd2:	469a      	mov	sl, r3
 8003bd4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003bd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bda:	d807      	bhi.n	8003bec <_printf_i+0x28>
 8003bdc:	2f62      	cmp	r7, #98	@ 0x62
 8003bde:	d80a      	bhi.n	8003bf6 <_printf_i+0x32>
 8003be0:	2f00      	cmp	r7, #0
 8003be2:	f000 80d1 	beq.w	8003d88 <_printf_i+0x1c4>
 8003be6:	2f58      	cmp	r7, #88	@ 0x58
 8003be8:	f000 80b8 	beq.w	8003d5c <_printf_i+0x198>
 8003bec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bf0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003bf4:	e03a      	b.n	8003c6c <_printf_i+0xa8>
 8003bf6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003bfa:	2b15      	cmp	r3, #21
 8003bfc:	d8f6      	bhi.n	8003bec <_printf_i+0x28>
 8003bfe:	a101      	add	r1, pc, #4	@ (adr r1, 8003c04 <_printf_i+0x40>)
 8003c00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c04:	08003c5d 	.word	0x08003c5d
 8003c08:	08003c71 	.word	0x08003c71
 8003c0c:	08003bed 	.word	0x08003bed
 8003c10:	08003bed 	.word	0x08003bed
 8003c14:	08003bed 	.word	0x08003bed
 8003c18:	08003bed 	.word	0x08003bed
 8003c1c:	08003c71 	.word	0x08003c71
 8003c20:	08003bed 	.word	0x08003bed
 8003c24:	08003bed 	.word	0x08003bed
 8003c28:	08003bed 	.word	0x08003bed
 8003c2c:	08003bed 	.word	0x08003bed
 8003c30:	08003d6f 	.word	0x08003d6f
 8003c34:	08003c9b 	.word	0x08003c9b
 8003c38:	08003d29 	.word	0x08003d29
 8003c3c:	08003bed 	.word	0x08003bed
 8003c40:	08003bed 	.word	0x08003bed
 8003c44:	08003d91 	.word	0x08003d91
 8003c48:	08003bed 	.word	0x08003bed
 8003c4c:	08003c9b 	.word	0x08003c9b
 8003c50:	08003bed 	.word	0x08003bed
 8003c54:	08003bed 	.word	0x08003bed
 8003c58:	08003d31 	.word	0x08003d31
 8003c5c:	6833      	ldr	r3, [r6, #0]
 8003c5e:	1d1a      	adds	r2, r3, #4
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6032      	str	r2, [r6, #0]
 8003c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e09c      	b.n	8003daa <_printf_i+0x1e6>
 8003c70:	6833      	ldr	r3, [r6, #0]
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	1d19      	adds	r1, r3, #4
 8003c76:	6031      	str	r1, [r6, #0]
 8003c78:	0606      	lsls	r6, r0, #24
 8003c7a:	d501      	bpl.n	8003c80 <_printf_i+0xbc>
 8003c7c:	681d      	ldr	r5, [r3, #0]
 8003c7e:	e003      	b.n	8003c88 <_printf_i+0xc4>
 8003c80:	0645      	lsls	r5, r0, #25
 8003c82:	d5fb      	bpl.n	8003c7c <_printf_i+0xb8>
 8003c84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c88:	2d00      	cmp	r5, #0
 8003c8a:	da03      	bge.n	8003c94 <_printf_i+0xd0>
 8003c8c:	232d      	movs	r3, #45	@ 0x2d
 8003c8e:	426d      	negs	r5, r5
 8003c90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c94:	230a      	movs	r3, #10
 8003c96:	4858      	ldr	r0, [pc, #352]	@ (8003df8 <_printf_i+0x234>)
 8003c98:	e011      	b.n	8003cbe <_printf_i+0xfa>
 8003c9a:	6821      	ldr	r1, [r4, #0]
 8003c9c:	6833      	ldr	r3, [r6, #0]
 8003c9e:	0608      	lsls	r0, r1, #24
 8003ca0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ca4:	d402      	bmi.n	8003cac <_printf_i+0xe8>
 8003ca6:	0649      	lsls	r1, r1, #25
 8003ca8:	bf48      	it	mi
 8003caa:	b2ad      	uxthmi	r5, r5
 8003cac:	2f6f      	cmp	r7, #111	@ 0x6f
 8003cae:	6033      	str	r3, [r6, #0]
 8003cb0:	bf14      	ite	ne
 8003cb2:	230a      	movne	r3, #10
 8003cb4:	2308      	moveq	r3, #8
 8003cb6:	4850      	ldr	r0, [pc, #320]	@ (8003df8 <_printf_i+0x234>)
 8003cb8:	2100      	movs	r1, #0
 8003cba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003cbe:	6866      	ldr	r6, [r4, #4]
 8003cc0:	2e00      	cmp	r6, #0
 8003cc2:	60a6      	str	r6, [r4, #8]
 8003cc4:	db05      	blt.n	8003cd2 <_printf_i+0x10e>
 8003cc6:	6821      	ldr	r1, [r4, #0]
 8003cc8:	432e      	orrs	r6, r5
 8003cca:	f021 0104 	bic.w	r1, r1, #4
 8003cce:	6021      	str	r1, [r4, #0]
 8003cd0:	d04b      	beq.n	8003d6a <_printf_i+0x1a6>
 8003cd2:	4616      	mov	r6, r2
 8003cd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cd8:	fb03 5711 	mls	r7, r3, r1, r5
 8003cdc:	5dc7      	ldrb	r7, [r0, r7]
 8003cde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ce2:	462f      	mov	r7, r5
 8003ce4:	42bb      	cmp	r3, r7
 8003ce6:	460d      	mov	r5, r1
 8003ce8:	d9f4      	bls.n	8003cd4 <_printf_i+0x110>
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d10b      	bne.n	8003d06 <_printf_i+0x142>
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	07df      	lsls	r7, r3, #31
 8003cf2:	d508      	bpl.n	8003d06 <_printf_i+0x142>
 8003cf4:	6923      	ldr	r3, [r4, #16]
 8003cf6:	6861      	ldr	r1, [r4, #4]
 8003cf8:	4299      	cmp	r1, r3
 8003cfa:	bfde      	ittt	le
 8003cfc:	2330      	movle	r3, #48	@ 0x30
 8003cfe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d02:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d06:	1b92      	subs	r2, r2, r6
 8003d08:	6122      	str	r2, [r4, #16]
 8003d0a:	464b      	mov	r3, r9
 8003d0c:	4621      	mov	r1, r4
 8003d0e:	4640      	mov	r0, r8
 8003d10:	f8cd a000 	str.w	sl, [sp]
 8003d14:	aa03      	add	r2, sp, #12
 8003d16:	f7ff fee3 	bl	8003ae0 <_printf_common>
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	d14a      	bne.n	8003db4 <_printf_i+0x1f0>
 8003d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d22:	b004      	add	sp, #16
 8003d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	f043 0320 	orr.w	r3, r3, #32
 8003d2e:	6023      	str	r3, [r4, #0]
 8003d30:	2778      	movs	r7, #120	@ 0x78
 8003d32:	4832      	ldr	r0, [pc, #200]	@ (8003dfc <_printf_i+0x238>)
 8003d34:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	6831      	ldr	r1, [r6, #0]
 8003d3c:	061f      	lsls	r7, r3, #24
 8003d3e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d42:	d402      	bmi.n	8003d4a <_printf_i+0x186>
 8003d44:	065f      	lsls	r7, r3, #25
 8003d46:	bf48      	it	mi
 8003d48:	b2ad      	uxthmi	r5, r5
 8003d4a:	6031      	str	r1, [r6, #0]
 8003d4c:	07d9      	lsls	r1, r3, #31
 8003d4e:	bf44      	itt	mi
 8003d50:	f043 0320 	orrmi.w	r3, r3, #32
 8003d54:	6023      	strmi	r3, [r4, #0]
 8003d56:	b11d      	cbz	r5, 8003d60 <_printf_i+0x19c>
 8003d58:	2310      	movs	r3, #16
 8003d5a:	e7ad      	b.n	8003cb8 <_printf_i+0xf4>
 8003d5c:	4826      	ldr	r0, [pc, #152]	@ (8003df8 <_printf_i+0x234>)
 8003d5e:	e7e9      	b.n	8003d34 <_printf_i+0x170>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	f023 0320 	bic.w	r3, r3, #32
 8003d66:	6023      	str	r3, [r4, #0]
 8003d68:	e7f6      	b.n	8003d58 <_printf_i+0x194>
 8003d6a:	4616      	mov	r6, r2
 8003d6c:	e7bd      	b.n	8003cea <_printf_i+0x126>
 8003d6e:	6833      	ldr	r3, [r6, #0]
 8003d70:	6825      	ldr	r5, [r4, #0]
 8003d72:	1d18      	adds	r0, r3, #4
 8003d74:	6961      	ldr	r1, [r4, #20]
 8003d76:	6030      	str	r0, [r6, #0]
 8003d78:	062e      	lsls	r6, r5, #24
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	d501      	bpl.n	8003d82 <_printf_i+0x1be>
 8003d7e:	6019      	str	r1, [r3, #0]
 8003d80:	e002      	b.n	8003d88 <_printf_i+0x1c4>
 8003d82:	0668      	lsls	r0, r5, #25
 8003d84:	d5fb      	bpl.n	8003d7e <_printf_i+0x1ba>
 8003d86:	8019      	strh	r1, [r3, #0]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	4616      	mov	r6, r2
 8003d8c:	6123      	str	r3, [r4, #16]
 8003d8e:	e7bc      	b.n	8003d0a <_printf_i+0x146>
 8003d90:	6833      	ldr	r3, [r6, #0]
 8003d92:	2100      	movs	r1, #0
 8003d94:	1d1a      	adds	r2, r3, #4
 8003d96:	6032      	str	r2, [r6, #0]
 8003d98:	681e      	ldr	r6, [r3, #0]
 8003d9a:	6862      	ldr	r2, [r4, #4]
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	f000 f859 	bl	8003e54 <memchr>
 8003da2:	b108      	cbz	r0, 8003da8 <_printf_i+0x1e4>
 8003da4:	1b80      	subs	r0, r0, r6
 8003da6:	6060      	str	r0, [r4, #4]
 8003da8:	6863      	ldr	r3, [r4, #4]
 8003daa:	6123      	str	r3, [r4, #16]
 8003dac:	2300      	movs	r3, #0
 8003dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003db2:	e7aa      	b.n	8003d0a <_printf_i+0x146>
 8003db4:	4632      	mov	r2, r6
 8003db6:	4649      	mov	r1, r9
 8003db8:	4640      	mov	r0, r8
 8003dba:	6923      	ldr	r3, [r4, #16]
 8003dbc:	47d0      	blx	sl
 8003dbe:	3001      	adds	r0, #1
 8003dc0:	d0ad      	beq.n	8003d1e <_printf_i+0x15a>
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	079b      	lsls	r3, r3, #30
 8003dc6:	d413      	bmi.n	8003df0 <_printf_i+0x22c>
 8003dc8:	68e0      	ldr	r0, [r4, #12]
 8003dca:	9b03      	ldr	r3, [sp, #12]
 8003dcc:	4298      	cmp	r0, r3
 8003dce:	bfb8      	it	lt
 8003dd0:	4618      	movlt	r0, r3
 8003dd2:	e7a6      	b.n	8003d22 <_printf_i+0x15e>
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	4632      	mov	r2, r6
 8003dd8:	4649      	mov	r1, r9
 8003dda:	4640      	mov	r0, r8
 8003ddc:	47d0      	blx	sl
 8003dde:	3001      	adds	r0, #1
 8003de0:	d09d      	beq.n	8003d1e <_printf_i+0x15a>
 8003de2:	3501      	adds	r5, #1
 8003de4:	68e3      	ldr	r3, [r4, #12]
 8003de6:	9903      	ldr	r1, [sp, #12]
 8003de8:	1a5b      	subs	r3, r3, r1
 8003dea:	42ab      	cmp	r3, r5
 8003dec:	dcf2      	bgt.n	8003dd4 <_printf_i+0x210>
 8003dee:	e7eb      	b.n	8003dc8 <_printf_i+0x204>
 8003df0:	2500      	movs	r5, #0
 8003df2:	f104 0619 	add.w	r6, r4, #25
 8003df6:	e7f5      	b.n	8003de4 <_printf_i+0x220>
 8003df8:	0800412b 	.word	0x0800412b
 8003dfc:	0800413c 	.word	0x0800413c

08003e00 <memmove>:
 8003e00:	4288      	cmp	r0, r1
 8003e02:	b510      	push	{r4, lr}
 8003e04:	eb01 0402 	add.w	r4, r1, r2
 8003e08:	d902      	bls.n	8003e10 <memmove+0x10>
 8003e0a:	4284      	cmp	r4, r0
 8003e0c:	4623      	mov	r3, r4
 8003e0e:	d807      	bhi.n	8003e20 <memmove+0x20>
 8003e10:	1e43      	subs	r3, r0, #1
 8003e12:	42a1      	cmp	r1, r4
 8003e14:	d008      	beq.n	8003e28 <memmove+0x28>
 8003e16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e1e:	e7f8      	b.n	8003e12 <memmove+0x12>
 8003e20:	4601      	mov	r1, r0
 8003e22:	4402      	add	r2, r0
 8003e24:	428a      	cmp	r2, r1
 8003e26:	d100      	bne.n	8003e2a <memmove+0x2a>
 8003e28:	bd10      	pop	{r4, pc}
 8003e2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e32:	e7f7      	b.n	8003e24 <memmove+0x24>

08003e34 <_sbrk_r>:
 8003e34:	b538      	push	{r3, r4, r5, lr}
 8003e36:	2300      	movs	r3, #0
 8003e38:	4d05      	ldr	r5, [pc, #20]	@ (8003e50 <_sbrk_r+0x1c>)
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	4608      	mov	r0, r1
 8003e3e:	602b      	str	r3, [r5, #0]
 8003e40:	f7fd fbbe 	bl	80015c0 <_sbrk>
 8003e44:	1c43      	adds	r3, r0, #1
 8003e46:	d102      	bne.n	8003e4e <_sbrk_r+0x1a>
 8003e48:	682b      	ldr	r3, [r5, #0]
 8003e4a:	b103      	cbz	r3, 8003e4e <_sbrk_r+0x1a>
 8003e4c:	6023      	str	r3, [r4, #0]
 8003e4e:	bd38      	pop	{r3, r4, r5, pc}
 8003e50:	200005dc 	.word	0x200005dc

08003e54 <memchr>:
 8003e54:	4603      	mov	r3, r0
 8003e56:	b510      	push	{r4, lr}
 8003e58:	b2c9      	uxtb	r1, r1
 8003e5a:	4402      	add	r2, r0
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	4618      	mov	r0, r3
 8003e60:	d101      	bne.n	8003e66 <memchr+0x12>
 8003e62:	2000      	movs	r0, #0
 8003e64:	e003      	b.n	8003e6e <memchr+0x1a>
 8003e66:	7804      	ldrb	r4, [r0, #0]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	428c      	cmp	r4, r1
 8003e6c:	d1f6      	bne.n	8003e5c <memchr+0x8>
 8003e6e:	bd10      	pop	{r4, pc}

08003e70 <_realloc_r>:
 8003e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e74:	4607      	mov	r7, r0
 8003e76:	4614      	mov	r4, r2
 8003e78:	460d      	mov	r5, r1
 8003e7a:	b921      	cbnz	r1, 8003e86 <_realloc_r+0x16>
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e82:	f7ff bc49 	b.w	8003718 <_malloc_r>
 8003e86:	b92a      	cbnz	r2, 8003e94 <_realloc_r+0x24>
 8003e88:	f7ff fbdc 	bl	8003644 <_free_r>
 8003e8c:	4625      	mov	r5, r4
 8003e8e:	4628      	mov	r0, r5
 8003e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e94:	f000 f81a 	bl	8003ecc <_malloc_usable_size_r>
 8003e98:	4284      	cmp	r4, r0
 8003e9a:	4606      	mov	r6, r0
 8003e9c:	d802      	bhi.n	8003ea4 <_realloc_r+0x34>
 8003e9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003ea2:	d8f4      	bhi.n	8003e8e <_realloc_r+0x1e>
 8003ea4:	4621      	mov	r1, r4
 8003ea6:	4638      	mov	r0, r7
 8003ea8:	f7ff fc36 	bl	8003718 <_malloc_r>
 8003eac:	4680      	mov	r8, r0
 8003eae:	b908      	cbnz	r0, 8003eb4 <_realloc_r+0x44>
 8003eb0:	4645      	mov	r5, r8
 8003eb2:	e7ec      	b.n	8003e8e <_realloc_r+0x1e>
 8003eb4:	42b4      	cmp	r4, r6
 8003eb6:	4622      	mov	r2, r4
 8003eb8:	4629      	mov	r1, r5
 8003eba:	bf28      	it	cs
 8003ebc:	4632      	movcs	r2, r6
 8003ebe:	f7ff fbb3 	bl	8003628 <memcpy>
 8003ec2:	4629      	mov	r1, r5
 8003ec4:	4638      	mov	r0, r7
 8003ec6:	f7ff fbbd 	bl	8003644 <_free_r>
 8003eca:	e7f1      	b.n	8003eb0 <_realloc_r+0x40>

08003ecc <_malloc_usable_size_r>:
 8003ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ed0:	1f18      	subs	r0, r3, #4
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	bfbc      	itt	lt
 8003ed6:	580b      	ldrlt	r3, [r1, r0]
 8003ed8:	18c0      	addlt	r0, r0, r3
 8003eda:	4770      	bx	lr

08003edc <_init>:
 8003edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ede:	bf00      	nop
 8003ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ee2:	bc08      	pop	{r3}
 8003ee4:	469e      	mov	lr, r3
 8003ee6:	4770      	bx	lr

08003ee8 <_fini>:
 8003ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eea:	bf00      	nop
 8003eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eee:	bc08      	pop	{r3}
 8003ef0:	469e      	mov	lr, r3
 8003ef2:	4770      	bx	lr
