library verilog;
use verilog.vl_types.all;
entity bfa_gate is
    port(
        i0              : in     vl_logic;
        i1              : in     vl_logic;
        ci              : in     vl_logic;
        sout            : out    vl_logic;
        cout            : out    vl_logic
    );
end bfa_gate;
