###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Tue Apr 20 13:30:35 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/pt5-07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/wstart_reg_reg[19]/CK 
Endpoint:   My_DMA/wstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n251 |            |    1.811 | 0.185 |   0.185 | 
     | My_DMA/U202               |              | OAI22_X1 | 0.032 | My_DMA/n251 |       SPEF |    1.811 | 0.000 |   0.185 | 
     | My_DMA/U202               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n695 |            |    1.318 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n695 |       SPEF |    1.318 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/wstart_reg_reg[31]/CK 
Endpoint:   My_DMA/wstart_reg_reg[31]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[31]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[31] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[31] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n263 |            |    1.793 | 0.185 |   0.185 | 
     | My_DMA/U214               |              | OAI22_X1 | 0.032 | My_DMA/n263 |       SPEF |    1.793 | 0.000 |   0.185 | 
     | My_DMA/U214               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n707 |            |    1.564 | 0.033 |   0.218 | 
     | My_DMA/wstart_reg_reg[31] |              | DFF_X1   | 0.014 | My_DMA/n707 |       SPEF |    1.564 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/rstart_reg_reg[8]/CK 
Endpoint:   My_DMA/rstart_reg_reg[8]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[8]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[8] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[8] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n310 |            |    1.856 | 0.186 |   0.186 | 
     | My_DMA/U261              |              | OAI22_X1 | 0.032 | My_DMA/n310 |       SPEF |    1.856 | 0.000 |   0.186 | 
     | My_DMA/U261              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n748 |            |    1.376 | 0.033 |   0.219 | 
     | My_DMA/rstart_reg_reg[8] |              | DFF_X1   | 0.014 | My_DMA/n748 |       SPEF |    1.376 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/rstart_reg_reg[3]/CK 
Endpoint:   My_DMA/rstart_reg_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[3]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[3] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[3] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n305 |            |    1.837 | 0.186 |   0.186 | 
     | My_DMA/U256              |              | OAI22_X1 | 0.032 | My_DMA/n305 |       SPEF |    1.837 | 0.000 |   0.186 | 
     | My_DMA/U256              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n743 |            |    1.575 | 0.034 |   0.219 | 
     | My_DMA/rstart_reg_reg[3] |              | DFF_X1   | 0.014 | My_DMA/n743 |       SPEF |    1.575 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/wstart_reg_reg[17]/CK 
Endpoint:   My_DMA/wstart_reg_reg[17]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[17]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[17] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[17] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n249 |            |    1.887 | 0.186 |   0.186 | 
     | My_DMA/U200               |              | OAI22_X1 | 0.032 | My_DMA/n249 |       SPEF |    1.887 | 0.000 |   0.186 | 
     | My_DMA/U200               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n693 |            |    1.434 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[17] |              | DFF_X1   | 0.014 | My_DMA/n693 |       SPEF |    1.434 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/rstart_reg_reg[27]/CK 
Endpoint:   My_DMA/rstart_reg_reg[27]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[27]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[27] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.033 | My_DMA/n329 |            |    1.951 | 0.187 |   0.187 | 
     | My_DMA/U280               |              | OAI22_X1 | 0.033 | My_DMA/n329 |       SPEF |    1.951 | 0.000 |   0.187 | 
     | My_DMA/U280               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n767 |            |    1.222 | 0.032 |   0.219 | 
     | My_DMA/rstart_reg_reg[27] |              | DFF_X1   | 0.014 | My_DMA/n767 |       SPEF |    1.222 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[6]/CK 
Endpoint:   My_DMA/wstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n238 |            |    1.917 | 0.186 |   0.186 | 
     | My_DMA/U189              |              | OAI22_X1 | 0.032 | My_DMA/n238 |       SPEF |    1.917 | 0.000 |   0.186 | 
     | My_DMA/U189              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n682 |            |    1.342 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n682 |       SPEF |    1.342 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstart_reg_reg[2]/CK 
Endpoint:   My_DMA/wstart_reg_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[2]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[2] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.033 | My_DMA/n234 |            |    1.940 | 0.187 |   0.187 | 
     | My_DMA/U185              |              | OAI22_X1 | 0.033 | My_DMA/n234 |       SPEF |    1.940 | 0.000 |   0.187 | 
     | My_DMA/U185              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n678 |            |    1.288 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[2] |              | DFF_X1   | 0.014 | My_DMA/n678 |       SPEF |    1.288 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstart_reg_reg[25]/CK 
Endpoint:   My_DMA/wstart_reg_reg[25]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[25]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[25] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[25] | CK ^ -> QN ^ | DFF_X1   | 0.033 | My_DMA/n257 |            |    1.986 | 0.187 |   0.187 | 
     | My_DMA/U208               |              | OAI22_X1 | 0.033 | My_DMA/n257 |       SPEF |    1.986 | 0.000 |   0.187 | 
     | My_DMA/U208               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n701 |            |    1.179 | 0.032 |   0.219 | 
     | My_DMA/wstart_reg_reg[25] |              | DFF_X1   | 0.014 | My_DMA/n701 |       SPEF |    1.179 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/wstart_reg_reg[14]/CK 
Endpoint:   My_DMA/wstart_reg_reg[14]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[14]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.217
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[14] | CK ^         |          | 0.000 | clk         |            | 6270.104 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[14] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n246 |            |    1.915 | 0.186 |   0.186 | 
     | My_DMA/U197               |              | OAI22_X1 | 0.032 | My_DMA/n246 |       SPEF |    1.915 | 0.000 |   0.186 | 
     | My_DMA/U197               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n690 |            |    1.441 | 0.033 |   0.219 | 
     | My_DMA/wstart_reg_reg[14] |              | DFF_X1   | 0.014 | My_DMA/n690 |       SPEF |    1.441 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

