m255
K3
13
cModel Technology
Z0 dC:\Users\Joel-\Desktop\Civ_Data\Digital_Electronics\VHDL\Labbar\Lab7\simulation\modelsim
Ealtera_pll
Z1 w1683095105
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Joel-\Desktop\Civ_Data\Digital_Electronics\VHDL\Labbar\Lab7\simulation\modelsim
Z5 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd
Z6 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd
l0
L42
VgoFkEzXlUegbo9QGz7O6o3
Z7 OV;C;10.1d;51
31
Z8 !s108 1683795767.638000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd|
Z10 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 KfUf0fhbB824<lceIQd<d0
!i10b 1
Asyn
R2
R3
Z13 DEx4 work 10 altera_pll 0 22 goFkEzXlUegbo9QGz7O6o3
l143
L55
VVFA1mCgDU5VD?<_b4HmNC0
R7
31
R8
R9
R10
R11
R12
!s100 oe?I_>fJ86APBoA`iKDz71
!i10b 1
Ebcd_decode_rom
Z14 w1682403273
Z15 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z16 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd
Z17 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd
l0
L16
Vl_Lc?7`_=>S8XEEiiEmNl3
R7
31
Z18 !s108 1683795767.481000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd|
Z20 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd|
R11
R12
!s100 75?Zh2YT]d3]_P<CA4kK;1
!i10b 1
Artl
R15
R2
R3
Z21 DEx4 work 14 bcd_decode_rom 0 22 l_Lc?7`_=>S8XEEiiEmNl3
l84
L33
VL<05S`f_AE_b^Ko315KON2
R7
31
R18
R19
R20
R11
R12
!s100 9IX`Bk>lgBLEY8>?]UjO<0
!i10b 1
Edc_disp_ctrl
Z22 w1683723695
R15
R2
R3
R4
Z23 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd
Z24 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd
l0
L19
V5DUOCi2j?PTi8TWo=<dP72
R7
31
Z25 !s108 1683795767.321000
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd|
Z27 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd|
R11
R12
!s100 `8ml?3[WKZk]]2kQ:A;9P1
!i10b 1
Artl
R15
R2
R3
Z28 DEx4 work 12 dc_disp_ctrl 0 22 5DUOCi2j?PTi8TWo=<dP72
l139
L46
Vf;C=k1>XO7`efLK8kYYNn1
R7
31
R25
R26
R27
R11
R12
!s100 :Cem@3VS84UljfIN2CRO91
!i10b 1
Ekey_ctrl
Z29 w1683791339
R15
R2
R3
R4
Z30 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd
Z31 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd
l0
L5
ViUmnFH23G9fmFE1U`U;J41
R7
31
Z32 !s108 1683795767.165000
Z33 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd|
Z34 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd|
R11
R12
!s100 1jzHF4Q=M1]PG1g^WFJgQ0
!i10b 1
Artl
R15
R2
R3
Z35 DEx4 work 8 key_ctrl 0 22 iUmnFH23G9fmFE1U`U;J41
l45
L18
VCb>Mn[TPg_SlUonOo2DzA2
R7
31
R32
R33
R34
R11
R12
!s100 Bfzi]jQ9GX[0JhSaHAWR^3
!i10b 1
Epwm_ctrl
Z36 w1683791901
R15
R2
R3
R4
Z37 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd
Z38 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd
l0
L5
V]=A0`ETeHKCbTl5SBY5cb0
R7
31
Z39 !s108 1683795766.975000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd|
Z41 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd|
R11
R12
!s100 f`J_SBh=ziLFW[[>7N0[?3
!i10b 1
Artl
R15
R2
R3
Z42 DEx4 work 8 pwm_ctrl 0 22 ]=A0`ETeHKCbTl5SBY5cb0
l48
L27
VHa6QJlLVeC9b0_cdE1WUe1
R7
31
R39
R40
R41
R11
R12
!s100 W]3BZA:<4WKFCnG1cJbfJ1
!i10b 1
Epwm_module
Z43 w1683795290
R15
R2
R3
R4
Z44 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd
Z45 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd
l0
L5
V8N9ZBAJBM7<DPdRP[EizG3
R7
31
Z46 !s108 1683795767.795000
Z47 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd|
Z48 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd|
R11
R12
!s100 o79_z^_MiCc8kQ@1jdazI1
!i10b 1
Artl
Z49 DEx4 work 11 serial_ctrl 0 22 2no=]Y2Z^WA_E@S:2P]h22
Z50 DEx4 work 11 serial_uart 0 22 9UM5K=C9o>g4?YS@SLINL3
R21
R28
R42
R35
Z51 DEx4 work 10 reset_ctrl 0 22 Q4_ISz?@[:0jjj0hcY5bK3
R13
R15
R2
R3
Z52 DEx4 work 10 pwm_module 0 22 8N9ZBAJBM7<DPdRP[EizG3
l74
L23
VN0D4V=N47Ln@i9j?VQHk83
R7
31
R46
R47
R48
R11
R12
!s100 ;ld^GG9eZ?en]4Ai0ZBfb0
!i10b 1
Ereset_ctrl
Z53 w1683557454
R2
R3
R4
Z54 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd
Z55 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd
l0
L17
VQ4_ISz?@[:0jjj0hcY5bK3
R7
31
Z56 !s108 1683795766.854000
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd|
Z58 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd|
R11
R12
!s100 F@UjI>06hV5KAi8zL7=Zj1
!i10b 1
Artl
R2
R3
R51
l31
L29
VmjGB?XRdTdB1PT=DVI8:a1
R7
31
R56
R57
R58
R11
R12
!s100 OQC1`XSGGQF]WL<mM?]OL2
!i10b 1
Eserial_ctrl
Z59 w1683724161
R15
R2
R3
R4
Z60 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd
Z61 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd
l0
L13
V2no=]Y2Z^WA_E@S:2P]h22
R7
31
Z62 !s108 1683795766.747000
Z63 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd|
Z64 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd|
R11
R12
!s100 ;29]5nKgLPfgDd8Sf=OEB3
!i10b 1
Artl
R15
R2
R3
R49
l38
L28
VPY>=L[Lf53WiozY?nBlbj0
R7
31
R62
R63
R64
R11
R12
!s100 IUfFJ>UZNj<PfQ>lg:fRb3
!i10b 1
Eserial_uart
Z65 w1683723636
R2
R3
R4
Z66 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd
Z67 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd
l0
L15
V9UM5K=C9o>g4?YS@SLINL3
R7
31
Z68 !s108 1683795766.622000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd|
Z70 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd|
R11
R12
!s100 _lORiQMOSZ:cI3i5dBzQ70
!i10b 1
Artl
R2
R3
R50
l80
L37
VB>dYJm2O??Ao<V^V5Zada1
R7
31
R68
R69
R70
R11
R12
!s100 bMaGHJ6R_T4lL:d=MfF?N3
!i10b 1
Ptestbench_pkg
R15
R2
R3
Z71 w1683095151
R4
Z72 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd
Z73 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd
l0
L16
V_TO2hgS8cO^P2iJTQf3SL1
R7
32
b1
Z74 !s108 1683795795.287000
Z75 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd|
Z76 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd|
Z77 o-work work -O0
R12
!s100 llJ:WKVDQ0[d?RPk4Y?iL1
!i10b 1
Bbody
Z78 DPx4 work 13 testbench_pkg 0 22 _TO2hgS8cO^P2iJTQf3SL1
R15
R2
R3
l0
L69
VN3cESVYP6Wnok6Mck2<9]3
R7
32
R74
R75
R76
R77
R12
nbody
!s100 jF]nc=z0B[iV]zWDhjgNV0
!i10b 1
Etestbench_top
Z79 w1683795738
R78
Z80 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R15
R2
R3
R4
Z81 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd
Z82 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd
l0
L22
VB>B^P?^Km<A3i><3m[dQ72
!s100 Gh^K:n=J_Ro]Q5_6`bXLF3
R7
32
!i10b 1
Z83 !s108 1683795797.632000
Z84 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd|
Z85 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd|
R77
R12
Abhv
R50
R52
R78
R80
R15
R2
R3
DEx4 work 13 testbench_top 0 22 B>B^P?^Km<A3i><3m[dQ72
l153
L25
Vcm[^NY][Jc3AfF^k[X4@:3
!s100 DH6z?PG[J]5DaPUE]9g4n1
R7
32
!i10b 1
R83
R84
R85
R77
R12
