

================================================================
== Vitis HLS Report for 'cshake256_simple_32_clone_Pipeline_VITIS_LOOP_570_1'
================================================================
* Date:           Tue May 20 14:38:36 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_570_1  |       24|       24|         2|          1|          1|    24|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_8_1_1_U3318  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln570_fu_135_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln570_fu_129_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          11|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_253_fu_52              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_253_fu_52              |  5|   0|    5|          0|
    |i_reg_203                |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1|  return value|
|t_address0         |  out|    6|   ap_memory|                                                    t|         array|
|t_ce0              |  out|    1|   ap_memory|                                                    t|         array|
|t_q0               |   in|    8|   ap_memory|                                                    t|         array|
|t_130_address0     |  out|    6|   ap_memory|                                                t_130|         array|
|t_130_ce0          |  out|    1|   ap_memory|                                                t_130|         array|
|t_130_q0           |   in|    8|   ap_memory|                                                t_130|         array|
|t_131_address0     |  out|    6|   ap_memory|                                                t_131|         array|
|t_131_ce0          |  out|    1|   ap_memory|                                                t_131|         array|
|t_131_q0           |   in|    8|   ap_memory|                                                t_131|         array|
|t_132_address0     |  out|    6|   ap_memory|                                                t_132|         array|
|t_132_ce0          |  out|    1|   ap_memory|                                                t_132|         array|
|t_132_q0           |   in|    8|   ap_memory|                                                t_132|         array|
|output_r_address0  |  out|    5|   ap_memory|                                             output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                             output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                             output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|                                             output_r|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

