set_property -dict [ list CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333}  \
CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0}  \
CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__DPAUX__PERIPHERAL__IO {<Select>}  \
CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {1}  \
CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.988037}  \
CONFIG.PSU__ENET0__GRP_MDIO__IO {MIO 76 .. 77}  \
CONFIG.PSU__GEM__TSU__ENABLE {0}  \
CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__ENET0__FIFO__ENABLE {0}  \
CONFIG.PSU__ENET0__PTP__ENABLE {0}  \
CONFIG.PSU__ENET0__PERIPHERAL__IO {MIO 26 .. 37}  \
CONFIG.PSU__FPGA_PL0_ENABLE {1}  \
CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25}  \
CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51}  \
CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17}  \
CONFIG.PSU__GT__LINK_SPEED {<Select>}  \
CONFIG.PSU__GT__VLT_SWNG_LVL_4 {}  \
CONFIG.PSU__GT__PRE_EMPH_LVL_4 {}  \
CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk1}  \
CONFIG.PSU__USB0__REF_CLK_FREQ {100}  \
CONFIG.PSU__USB1__REF_CLK_SEL {Ref Clk1}  \
CONFIG.PSU__USB1__REF_CLK_FREQ {100}  \
CONFIG.PSU__DP__REF_CLK_SEL {<Select>}  \
CONFIG.PSU__DP__REF_CLK_FREQ {<Select>}  \
CONFIG.PSU__DP__LANE_SEL {<Select>}  \
CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}  \
CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;97FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}  \
CONFIG.SUBPRESET1 {Custom}  \
CONFIG.PSU_MIO_TREE_PERIPHERALS {GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#MDIO 0#MDIO 0}  \
CONFIG.PSU_MIO_TREE_SIGNALS {gpio0[0]#gpio0[1]#gpio0[2]#gpio0[3]#gpio0[4]#gpio0[5]#gpio0[6]#gpio0[7]#gpio0[8]#gpio0[9]#gpio0[10]#gpio0[11]#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gem0_mdc#gem0_mdio_out}  \
CONFIG.PSU__PMU__AIBACK__ENABLE {0}  \
CONFIG.PSU__PMU__PLERROR__ENABLE {0}  \
CONFIG.PSU__PMU__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0}  \
CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0}  \
CONFIG.PSU__PMU__GPI0__ENABLE {0}  \
CONFIG.PSU__PMU__GPI1__ENABLE {0}  \
CONFIG.PSU__PMU__GPI2__ENABLE {0}  \
CONFIG.PSU__PMU__GPI3__ENABLE {0}  \
CONFIG.PSU__PMU__GPI4__ENABLE {0}  \
CONFIG.PSU__PMU__GPI5__ENABLE {0}  \
CONFIG.PSU__PMU__GPO0__ENABLE {0}  \
CONFIG.PSU__PMU__GPO1__ENABLE {0}  \
CONFIG.PSU__PMU__GPO2__ENABLE {0}  \
CONFIG.PSU__PMU__GPO3__ENABLE {0}  \
CONFIG.PSU__PMU__GPO4__ENABLE {0}  \
CONFIG.PSU__PMU__GPO5__ENABLE {0}  \
CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0}  \
CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51}  \
CONFIG.PSU__SD1__GRP_CD__ENABLE {1}  \
CONFIG.PSU__SD1__GRP_CD__IO {MIO 45}  \
CONFIG.PSU__SD1__GRP_POW__ENABLE {0}  \
CONFIG.PSU__SD1__GRP_WP__ENABLE {1}  \
CONFIG.PSU__SD1__GRP_WP__IO {MIO 44}  \
CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0}  \
CONFIG.PSU__SD1__RESET__ENABLE {0}  \
CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit}  \
CONFIG.PSU__UART0__BAUD_RATE {115200}  \
CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2}  \
CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit}  \
CONFIG.PSU__DDRC__CL {16}  \
CONFIG.PSU__DDRC__CLOCK_STOP_EN {0}  \
CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {0}  \
CONFIG.PSU__DDRC__COL_ADDR_COUNT {10}  \
CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0}  \
CONFIG.PSU__DDRC__CWL {12}  \
CONFIG.PSU__DDRC__BG_ADDR_COUNT {1}  \
CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits}  \
CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits}  \
CONFIG.PSU__DDRC__ECC {Disabled}  \
CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4}  \
CONFIG.PSU__DDRC__ROW_ADDR_COUNT {17}  \
CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400R}  \
CONFIG.PSU__DDRC__T_FAW {30.0}  \
CONFIG.PSU__DDRC__T_RAS_MIN {32.0}  \
CONFIG.PSU__DDRC__T_RC {45.32}  \
CONFIG.PSU__DDRC__T_RCD {16}  \
CONFIG.PSU__DDRC__T_RP {16}  \
CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1}  \
CONFIG.PSU__DDRC__TRAIN_READ_GATE {1}  \
CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1}  \
CONFIG.PSU__DDRC__VREF {1}  \
CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL}  \
CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0}  \
CONFIG.PSU__DDRC__STATIC_RD_MODE {0}  \
CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0}  \
CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0}  \
CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)}  \
CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA}  \
CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA}  \
CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA}  \
CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA}  \
CONFIG.PSU__DDRC__PHY_DBI_MODE {0}  \
CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI}  \
CONFIG.PSU__DDRC__COMPONENTS {Components}  \
CONFIG.PSU__DDRC__PARITY_ENABLE {0}  \
CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0}  \
CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0}  \
CONFIG.PSU__DDRC__FGRM {1X}  \
CONFIG.PSU__DDRC__VENDOR_PART {OTHERS}  \
CONFIG.PSU__DDRC__SB_TARGET {16-16-16}  \
CONFIG.PSU__DDRC__LP_ASR {manual normal}  \
CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0}  \
CONFIG.PSU__DDRC__SELF_REF_ABORT {0}  \
CONFIG.PSU__DDRC__ADDR_MIRROR {0}  \
CONFIG.PSU__DDRC__PER_BANK_REFRESH {0}  \
CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0}  \
CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0}  \
CONFIG.PSU__DDRC__DQMAP_0_3 {0}  \
CONFIG.PSU__DDRC__DQMAP_4_7 {0}  \
CONFIG.PSU__DDRC__DQMAP_8_11 {0}  \
CONFIG.PSU__DDRC__DQMAP_12_15 {0}  \
CONFIG.PSU__DDRC__DQMAP_16_19 {0}  \
CONFIG.PSU__DDRC__DQMAP_20_23 {0}  \
CONFIG.PSU__DDRC__DQMAP_24_27 {0}  \
CONFIG.PSU__DDRC__DQMAP_28_31 {0}  \
CONFIG.PSU__DDRC__DQMAP_32_35 {0}  \
CONFIG.PSU__DDRC__DQMAP_36_39 {0}  \
CONFIG.PSU__DDRC__DQMAP_40_43 {0}  \
CONFIG.PSU__DDRC__DQMAP_44_47 {0}  \
CONFIG.PSU__DDRC__DQMAP_48_51 {0}  \
CONFIG.PSU__DDRC__DQMAP_52_55 {0}  \
CONFIG.PSU__DDRC__DQMAP_56_59 {0}  \
CONFIG.PSU__DDRC__DQMAP_60_63 {0}  \
CONFIG.PSU__DDRC__DQMAP_64_67 {0}  \
CONFIG.PSU__DDRC__DQMAP_68_71 {0}  \
CONFIG.PSU_DDR_RAM_HIGHADDR {0x1FFFFFFFF}  \
CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000}  \
CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000}  \
CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19}  \
CONFIG.PSU__UART0__MODEM__ENABLE {0}  \
CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__UART1__MODEM__ENABLE {0}  \
CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63}  \
CONFIG.PSU__USB0__RESET__ENABLE {0}  \
CONFIG.PSU__USB__RESET__MODE {Boot Pin}  \
CONFIG.PSU__USB__RESET__POLARITY {Active Low}  \
CONFIG.PSU__USB1__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__USB1__PERIPHERAL__IO {MIO 64 .. 75}  \
CONFIG.PSU__USB1__RESET__ENABLE {0}  \
CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2}  \
CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {1}  \
CONFIG.PSU__USB3_1__PERIPHERAL__IO {GT Lane3}  \
CONFIG.PSU__USB3_0__EMIO__ENABLE {0}  \
CONFIG.PSU__USB2_0__EMIO__ENABLE {0}  \
CONFIG.PSU__USB3_1__EMIO__ENABLE {0}  \
CONFIG.PSU__USB2_1__EMIO__ENABLE {0}  \
CONFIG.PSU__USE__M_AXI_GP0 {1}  \
CONFIG.PSU__MAXIGP0__DATA_WIDTH {32}  \
CONFIG.PSU__USE__M_AXI_GP1 {0}  \
CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}  \
CONFIG.PSU__USE__M_AXI_GP2 {0}  \
CONFIG.PSU__MAXIGP2__DATA_WIDTH {32}  \
CONFIG.PSU__USE__IRQ0 {1}  \
CONFIG.PSU__PRESET_APPLIED {1}  \
CONFIG.PSU__HIGH_ADDRESS__ENABLE {1}  \
CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1}  \
CONFIG.PSU_MIO_0_POLARITY {Default}  \
CONFIG.PSU_MIO_0_DIRECTION {inout}  \
CONFIG.PSU_MIO_1_POLARITY {Default}  \
CONFIG.PSU_MIO_1_DIRECTION {inout}  \
CONFIG.PSU_MIO_2_POLARITY {Default}  \
CONFIG.PSU_MIO_2_DIRECTION {inout}  \
CONFIG.PSU_MIO_3_POLARITY {Default}  \
CONFIG.PSU_MIO_3_DIRECTION {inout}  \
CONFIG.PSU_MIO_4_POLARITY {Default}  \
CONFIG.PSU_MIO_4_DIRECTION {inout}  \
CONFIG.PSU_MIO_5_POLARITY {Default}  \
CONFIG.PSU_MIO_5_DIRECTION {inout}  \
CONFIG.PSU_MIO_6_POLARITY {Default}  \
CONFIG.PSU_MIO_6_DIRECTION {inout}  \
CONFIG.PSU_MIO_7_POLARITY {Default}  \
CONFIG.PSU_MIO_7_DIRECTION {inout}  \
CONFIG.PSU_MIO_8_POLARITY {Default}  \
CONFIG.PSU_MIO_8_DIRECTION {inout}  \
CONFIG.PSU_MIO_9_POLARITY {Default}  \
CONFIG.PSU_MIO_9_DIRECTION {inout}  \
CONFIG.PSU_MIO_10_POLARITY {Default}  \
CONFIG.PSU_MIO_10_DIRECTION {inout}  \
CONFIG.PSU_MIO_11_POLARITY {Default}  \
CONFIG.PSU_MIO_11_DIRECTION {inout}  \
CONFIG.PSU_MIO_12_POLARITY {Default}  \
CONFIG.PSU_MIO_12_DIRECTION {inout}  \
CONFIG.PSU_MIO_13_POLARITY {Default}  \
CONFIG.PSU_MIO_13_DIRECTION {inout}  \
CONFIG.PSU_MIO_14_POLARITY {Default}  \
CONFIG.PSU_MIO_14_DIRECTION {inout}  \
CONFIG.PSU_MIO_15_POLARITY {Default}  \
CONFIG.PSU_MIO_15_DIRECTION {inout}  \
CONFIG.PSU_MIO_16_POLARITY {Default}  \
CONFIG.PSU_MIO_16_DIRECTION {inout}  \
CONFIG.PSU_MIO_17_POLARITY {Default}  \
CONFIG.PSU_MIO_17_DIRECTION {inout}  \
CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_18_POLARITY {Default}  \
CONFIG.PSU_MIO_18_SLEW {fast}  \
CONFIG.PSU_MIO_18_DIRECTION {in}  \
CONFIG.PSU_MIO_19_POLARITY {Default}  \
CONFIG.PSU_MIO_19_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_19_DIRECTION {out}  \
CONFIG.PSU_MIO_20_POLARITY {Default}  \
CONFIG.PSU_MIO_20_DIRECTION {inout}  \
CONFIG.PSU_MIO_21_POLARITY {Default}  \
CONFIG.PSU_MIO_21_DIRECTION {inout}  \
CONFIG.PSU_MIO_22_POLARITY {Default}  \
CONFIG.PSU_MIO_22_DIRECTION {inout}  \
CONFIG.PSU_MIO_23_POLARITY {Default}  \
CONFIG.PSU_MIO_23_DIRECTION {inout}  \
CONFIG.PSU_MIO_24_POLARITY {Default}  \
CONFIG.PSU_MIO_24_DIRECTION {inout}  \
CONFIG.PSU_MIO_25_POLARITY {Default}  \
CONFIG.PSU_MIO_25_DIRECTION {inout}  \
CONFIG.PSU_MIO_26_POLARITY {Default}  \
CONFIG.PSU_MIO_26_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_26_DIRECTION {out}  \
CONFIG.PSU_MIO_27_POLARITY {Default}  \
CONFIG.PSU_MIO_27_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_27_DIRECTION {out}  \
CONFIG.PSU_MIO_28_POLARITY {Default}  \
CONFIG.PSU_MIO_28_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_28_DIRECTION {out}  \
CONFIG.PSU_MIO_29_POLARITY {Default}  \
CONFIG.PSU_MIO_29_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_29_DIRECTION {out}  \
CONFIG.PSU_MIO_30_POLARITY {Default}  \
CONFIG.PSU_MIO_30_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_30_DIRECTION {out}  \
CONFIG.PSU_MIO_31_POLARITY {Default}  \
CONFIG.PSU_MIO_31_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_31_DIRECTION {out}  \
CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_32_POLARITY {Default}  \
CONFIG.PSU_MIO_32_SLEW {fast}  \
CONFIG.PSU_MIO_32_DIRECTION {in}  \
CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_33_POLARITY {Default}  \
CONFIG.PSU_MIO_33_SLEW {fast}  \
CONFIG.PSU_MIO_33_DIRECTION {in}  \
CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_34_POLARITY {Default}  \
CONFIG.PSU_MIO_34_SLEW {fast}  \
CONFIG.PSU_MIO_34_DIRECTION {in}  \
CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_35_POLARITY {Default}  \
CONFIG.PSU_MIO_35_SLEW {fast}  \
CONFIG.PSU_MIO_35_DIRECTION {in}  \
CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_36_POLARITY {Default}  \
CONFIG.PSU_MIO_36_SLEW {fast}  \
CONFIG.PSU_MIO_36_DIRECTION {in}  \
CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_37_POLARITY {Default}  \
CONFIG.PSU_MIO_37_SLEW {fast}  \
CONFIG.PSU_MIO_37_DIRECTION {in}  \
CONFIG.PSU_MIO_38_POLARITY {Default}  \
CONFIG.PSU_MIO_38_DIRECTION {inout}  \
CONFIG.PSU_MIO_39_POLARITY {Default}  \
CONFIG.PSU_MIO_39_DIRECTION {inout}  \
CONFIG.PSU_MIO_40_POLARITY {Default}  \
CONFIG.PSU_MIO_40_DIRECTION {inout}  \
CONFIG.PSU_MIO_41_POLARITY {Default}  \
CONFIG.PSU_MIO_41_DIRECTION {inout}  \
CONFIG.PSU_MIO_42_POLARITY {Default}  \
CONFIG.PSU_MIO_42_DIRECTION {inout}  \
CONFIG.PSU_MIO_43_POLARITY {Default}  \
CONFIG.PSU_MIO_43_DIRECTION {inout}  \
CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_44_POLARITY {Default}  \
CONFIG.PSU_MIO_44_SLEW {fast}  \
CONFIG.PSU_MIO_44_DIRECTION {in}  \
CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_45_POLARITY {Default}  \
CONFIG.PSU_MIO_45_SLEW {fast}  \
CONFIG.PSU_MIO_45_DIRECTION {in}  \
CONFIG.PSU_MIO_46_POLARITY {Default}  \
CONFIG.PSU_MIO_46_DIRECTION {inout}  \
CONFIG.PSU_MIO_47_POLARITY {Default}  \
CONFIG.PSU_MIO_47_DIRECTION {inout}  \
CONFIG.PSU_MIO_48_POLARITY {Default}  \
CONFIG.PSU_MIO_48_DIRECTION {inout}  \
CONFIG.PSU_MIO_49_POLARITY {Default}  \
CONFIG.PSU_MIO_49_DIRECTION {inout}  \
CONFIG.PSU_MIO_50_POLARITY {Default}  \
CONFIG.PSU_MIO_50_DIRECTION {inout}  \
CONFIG.PSU_MIO_51_POLARITY {Default}  \
CONFIG.PSU_MIO_51_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_51_DIRECTION {out}  \
CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_52_POLARITY {Default}  \
CONFIG.PSU_MIO_52_SLEW {fast}  \
CONFIG.PSU_MIO_52_DIRECTION {in}  \
CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_53_POLARITY {Default}  \
CONFIG.PSU_MIO_53_SLEW {fast}  \
CONFIG.PSU_MIO_53_DIRECTION {in}  \
CONFIG.PSU_MIO_54_POLARITY {Default}  \
CONFIG.PSU_MIO_54_DIRECTION {inout}  \
CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_55_POLARITY {Default}  \
CONFIG.PSU_MIO_55_SLEW {fast}  \
CONFIG.PSU_MIO_55_DIRECTION {in}  \
CONFIG.PSU_MIO_56_POLARITY {Default}  \
CONFIG.PSU_MIO_56_DIRECTION {inout}  \
CONFIG.PSU_MIO_57_POLARITY {Default}  \
CONFIG.PSU_MIO_57_DIRECTION {inout}  \
CONFIG.PSU_MIO_58_POLARITY {Default}  \
CONFIG.PSU_MIO_58_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_58_DIRECTION {out}  \
CONFIG.PSU_MIO_59_POLARITY {Default}  \
CONFIG.PSU_MIO_59_DIRECTION {inout}  \
CONFIG.PSU_MIO_60_POLARITY {Default}  \
CONFIG.PSU_MIO_60_DIRECTION {inout}  \
CONFIG.PSU_MIO_61_POLARITY {Default}  \
CONFIG.PSU_MIO_61_DIRECTION {inout}  \
CONFIG.PSU_MIO_62_POLARITY {Default}  \
CONFIG.PSU_MIO_62_DIRECTION {inout}  \
CONFIG.PSU_MIO_63_POLARITY {Default}  \
CONFIG.PSU_MIO_63_DIRECTION {inout}  \
CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_64_POLARITY {Default}  \
CONFIG.PSU_MIO_64_SLEW {fast}  \
CONFIG.PSU_MIO_64_DIRECTION {in}  \
CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_65_POLARITY {Default}  \
CONFIG.PSU_MIO_65_SLEW {fast}  \
CONFIG.PSU_MIO_65_DIRECTION {in}  \
CONFIG.PSU_MIO_66_POLARITY {Default}  \
CONFIG.PSU_MIO_66_DIRECTION {inout}  \
CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12}  \
CONFIG.PSU_MIO_67_POLARITY {Default}  \
CONFIG.PSU_MIO_67_SLEW {fast}  \
CONFIG.PSU_MIO_67_DIRECTION {in}  \
CONFIG.PSU_MIO_68_POLARITY {Default}  \
CONFIG.PSU_MIO_68_DIRECTION {inout}  \
CONFIG.PSU_MIO_69_POLARITY {Default}  \
CONFIG.PSU_MIO_69_DIRECTION {inout}  \
CONFIG.PSU_MIO_70_POLARITY {Default}  \
CONFIG.PSU_MIO_70_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_70_DIRECTION {out}  \
CONFIG.PSU_MIO_71_POLARITY {Default}  \
CONFIG.PSU_MIO_71_DIRECTION {inout}  \
CONFIG.PSU_MIO_72_POLARITY {Default}  \
CONFIG.PSU_MIO_72_DIRECTION {inout}  \
CONFIG.PSU_MIO_73_POLARITY {Default}  \
CONFIG.PSU_MIO_73_DIRECTION {inout}  \
CONFIG.PSU_MIO_74_POLARITY {Default}  \
CONFIG.PSU_MIO_74_DIRECTION {inout}  \
CONFIG.PSU_MIO_75_POLARITY {Default}  \
CONFIG.PSU_MIO_75_DIRECTION {inout}  \
CONFIG.PSU_MIO_76_POLARITY {Default}  \
CONFIG.PSU_MIO_76_INPUT_TYPE {cmos}  \
CONFIG.PSU_MIO_76_DIRECTION {out}  \
CONFIG.PSU_MIO_77_POLARITY {Default}  \
CONFIG.PSU_MIO_77_DIRECTION {inout}  \
CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18}  \
CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18}  \
CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18}  \
CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18}  \
CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000}  \
CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000}  \
CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000}  \
CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000}  \
CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000}  \
CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1}  \
CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1}  \
CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1}  \
CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1}  \
CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1}  \
CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72}  \
CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {72}  \
CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90}  \
CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {4}  \
CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1}  \
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5}  \
CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0}  \
CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {0}  \
CONFIG.PSU__DISPLAYPORT__LANE0__IO {<Select>}  \
CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {0}  \
CONFIG.PSU__DISPLAYPORT__LANE1__IO {<Select>}  \
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5}  \
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {63}  \
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {10}  \
CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {5}  \
CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4}  \
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4}  \
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4}  \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30}  \
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {1}  \
CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25}  \
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3}  \
CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1}  \
CONFIG.PSU__CRL_APB__USB3__ENABLE {1}  \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5}  \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90}  \
CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {64}  \
CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12}  \
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12}  \
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12}  \
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12}  \
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {5}  \
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7}  \
CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8}  \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7}  \
CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7}  \
CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3}  \
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {4}  \
CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8}  \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6}  \
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15}  \
CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1}  \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {2}  \
CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL}  \
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL}  \
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL}  \
CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL}  \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL}  \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {DPLL}  \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL}  \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL}  \
CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {RPLL}  \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {RPLL}  \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {PSS_REF_CLK}  \
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL}  \
CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0}  \
CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0}  \
CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0}  \
CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0}  \
CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0}  \
CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0}  \
CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0}  \
CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0}  \
CONFIG.PSU__DLL__ISUSED {1}  \
CONFIG.PSU__PL_CLK0_BUF {TRUE}  \
CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037}  \
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009}  \
CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.242182}  \
CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.666401}  \
CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.994019}  \
CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000}  \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001}  \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019}  \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019}  \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {399.996002}  \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001}  \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {124.998749}  \
CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123}  \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001}  \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001}  \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995}  \
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {266.664001}  \
CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123}  \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001}  \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {533.328003}  \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498}  \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {533.328003}  \
CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985}  \
CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500}  \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333000}  \
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800}  \
CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200}  \
CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200}  \
CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600}  \
CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600}  \
CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600}  \
CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33}  \
CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125}  \
CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125}  \
CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200}  \
CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500}  \
CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {267}  \
CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200}  \
CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {533.333}  \
CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250}  \
CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {533.333}  \
CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100}  \
CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20}  \
CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0}  \
CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0}  \
CONFIG.PSU__GEM0_ROUTE_THROUGH_FPD {0}  \
CONFIG.PSU__PMU_COHERENCY {0}  \
CONFIG.PSU__USB0_COHERENCY {0}  \
CONFIG.PSU__USB1_COHERENCY {0}  \
CONFIG.PSU__SD1_COHERENCY {0}  \
CONFIG.PSU__QSPI_COHERENCY {0}  \
CONFIG.PSU__ENET0__TSU__ENABLE {0}  \
CONFIG.PSU__TSU__BUFG_PORT_PAIR {0}  \
CONFIG.PSU__GEM0_COHERENCY {0}  \
CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8}  \
] [get_bd_cells mpsoc]


