// Seed: 3675292817
module module_0 (
    id_1
);
  inout wire id_1;
  supply1 id_2, id_3 = 1, id_4;
  always
    if (1)
      if (1) id_2 = id_1;
      else @(id_4 or posedge 1) id_4 = 1;
  wire id_5;
endmodule
module module_1;
  tri0 id_2, id_3 = 1 ? 1 : 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input wand id_7,
    inout uwire id_8,
    output wor id_9,
    output wor id_10
    , id_26,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input tri id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input tri id_20,
    output wor id_21,
    input tri1 id_22,
    input tri id_23,
    input wand id_24
);
  wire id_27;
  module_0 modCall_1 (id_26);
  assign id_26 = 1;
  assign id_9  = 1;
  assign id_10 = 1'd0;
  supply1 id_28 = id_23;
  xnor primCall (
      id_14,
      id_4,
      id_5,
      id_7,
      id_6,
      id_11,
      id_3,
      id_15,
      id_27,
      id_13,
      id_23,
      id_8,
      id_22,
      id_24,
      id_12,
      id_2,
      id_1
  );
endmodule
