#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7ff329c0c450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff329c0c5c0 .scope module, "chained_dec_tb" "chained_dec_tb" 3 4;
 .timescale -9 -12;
P_0x7ff329c0c730 .param/l "NUM_PDM_SAMPLES" 1 3 14, +C4<00000000000000000000000100000000>;
P_0x7ff329c0c770 .param/l "PDM_COUNT_PERIOD" 1 3 13, +C4<00000000000000000000000000100000>;
L_0x7ff3299091d0 .functor NOT 1, v0x7ff329d06130_0, C4<0>, C4<0>, C4<0>;
L_0x7ff329909260 .functor AND 1, v0x7ff329d05ef0_0, L_0x7ff3299091d0, C4<1>, C4<1>;
L_0x7ff310008128 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0x7ff329852b40_0 .net/2u *"_ivl_0", 15 0, L_0x7ff310008128;  1 drivers
v0x7ff329852be0_0 .net *"_ivl_14", 0 0, L_0x7ff3299091d0;  1 drivers
L_0x7ff310008170 .functor BUFT 1, C4<1111111110000001>, C4<0>, C4<0>, C4<0>;
v0x7ff329d05640_0 .net/2u *"_ivl_2", 15 0, L_0x7ff310008170;  1 drivers
v0x7ff329d056d0_0 .var "audio_sample_valid", 0 0;
v0x7ff329d05760_0 .var "clk_in", 0 0;
v0x7ff329d057f0_0 .net/s "dec1_out", 15 0, L_0x7ff3299070e0;  1 drivers
v0x7ff329d05880_0 .net "dec1_out_ready", 0 0, v0x7ff32984b170_0;  1 drivers
v0x7ff329d05910_0 .net/s "dec2_out", 15 0, L_0x7ff329907b70;  1 drivers
v0x7ff329d059e0_0 .net "dec2_out_ready", 0 0, v0x7ff32984d190_0;  1 drivers
v0x7ff329d05af0_0 .net/s "dec3_out", 15 0, L_0x7ff329908620;  1 drivers
v0x7ff329d05b80_0 .net "dec3_out_ready", 0 0, v0x7ff32984f1c0_0;  1 drivers
v0x7ff329d05c10_0 .net/s "dec4_out", 15 0, L_0x7ff329909100;  1 drivers
v0x7ff329d05ca0_0 .net "dec4_out_ready", 0 0, v0x7ff329851160_0;  1 drivers
v0x7ff329d05d30_0 .var "fir_counter_val", 20 0;
v0x7ff329d05dc0_0 .var "m_clock_counter", 8 0;
v0x7ff329d05e50_0 .var/s "mic_audio", 7 0;
v0x7ff329d05ef0_0 .var "mic_clk", 0 0;
v0x7ff329d06090_0 .var "mic_data", 0 0;
v0x7ff329d06130_0 .var "old_mic_clk", 0 0;
v0x7ff329d061d0_0 .var "pdm_counter", 8 0;
v0x7ff329904f70_0 .net "pdm_out", 0 0, v0x7ff3298528c0_0;  1 drivers
v0x7ff329905000_0 .net "pdm_signal_valid", 0 0, L_0x7ff329909260;  1 drivers
v0x7ff329905090_0 .var "pdm_tally", 7 0;
v0x7ff329905120_0 .var "pdm_val", 0 0;
v0x7ff3299051b0_0 .var/s "sampled_dec4_out", 15 0;
v0x7ff329905240_0 .var "sampled_mic_data", 0 0;
v0x7ff3299052d0_0 .var "sys_rst", 0 0;
v0x7ff329905360_0 .net/s "tone_750", 7 0, L_0x7ff329906330;  1 drivers
L_0x7ff329906f40 .functor MUXZ 16, L_0x7ff310008170, L_0x7ff310008128, v0x7ff3298528c0_0, C4<>;
L_0x7ff3299070e0 .part v0x7ff32984b0a0_0, 0, 16;
L_0x7ff329907b70 .part v0x7ff32984d0c0_0, 0, 16;
L_0x7ff329908620 .part v0x7ff32984f0f0_0, 0, 16;
L_0x7ff329909100 .part v0x7ff329851090_0, 0, 16;
S_0x7ff329c0cb00 .scope module, "fir_dec1" "fir_decimator" 3 66, 4 3 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x7ff329c0cc70 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7ff32984ae20_0 .net/s "audio_in", 15 0, L_0x7ff329906f40;  1 drivers
v0x7ff32984aef0_0 .net "audio_sample_valid", 0 0, L_0x7ff329909260;  alias, 1 drivers
v0x7ff32984af80_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  1 drivers
v0x7ff32984b010_0 .var "counter", 3 0;
v0x7ff32984b0a0_0 .var/s "dec_output", 16 0;
v0x7ff32984b170_0 .var "dec_output_ready", 0 0;
v0x7ff32984b200_0 .net "fir_output", 16 0, L_0x7ff329906e60;  1 drivers
v0x7ff32984b2a0_0 .net "fir_ready", 0 0, v0x7ff32984a910_0;  1 drivers
v0x7ff32984b330_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  1 drivers
L_0x7ff329906e60 .extend/s 17, v0x7ff32984ab00_0;
S_0x7ff329c0ce00 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7ff329c0cb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x7ff329c0cfc0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7ff329c0d110 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7ff310008008 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x7ff329c0d1a0_0 .net/2u *"_ivl_0", 23 0, L_0x7ff310008008;  1 drivers
L_0x7ff310008098 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7ff329849c40_0 .net/2u *"_ivl_10", 6 0, L_0x7ff310008098;  1 drivers
v0x7ff329849d10_0 .net *"_ivl_13", 8 0, L_0x7ff329906860;  1 drivers
v0x7ff329849dc0_0 .net *"_ivl_14", 15 0, L_0x7ff329906920;  1 drivers
L_0x7ff3100080e0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7ff329849e70_0 .net/2u *"_ivl_16", 6 0, L_0x7ff3100080e0;  1 drivers
v0x7ff329849f20_0 .net *"_ivl_19", 8 0, L_0x7ff329906a80;  1 drivers
v0x7ff329849fd0_0 .net *"_ivl_20", 15 0, L_0x7ff329906bc0;  1 drivers
v0x7ff32984a080_0 .net/s *"_ivl_4", 31 0, L_0x7ff329906650;  1 drivers
L_0x7ff310008050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984a190_0 .net/2s *"_ivl_6", 31 0, L_0x7ff310008050;  1 drivers
v0x7ff32984a240_0 .net *"_ivl_8", 0 0, L_0x7ff329906720;  1 drivers
v0x7ff32984a2e0_0 .var/s "accumulator", 23 0;
v0x7ff32984a390_0 .net/s "accumulator_rounded", 23 0, L_0x7ff3299064d0;  1 drivers
v0x7ff32984a440_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x7ff329906d00;  1 drivers
v0x7ff32984a4f0_0 .net/s "audio_in", 15 0, L_0x7ff329906f40;  alias, 1 drivers
v0x7ff32984a5a0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff32984a640_0 .var/s "coeff", 23 0;
v0x7ff32984a7d0_0 .var "counter", 6 0;
v0x7ff32984a860_0 .var/s "cur", 15 0;
v0x7ff32984a910_0 .var "data_ready", 0 0;
v0x7ff32984a9b0_0 .var/s "dbg2", 23 0;
v0x7ff32984aa60 .array/s "delay_line", 0 31, 15 0;
v0x7ff32984ab00_0 .var/s "filtered_audio", 15 0;
v0x7ff32984abb0_0 .var "multiply", 0 0;
v0x7ff32984ac50_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff32984acf0_0 .net "valid_in", 0 0, L_0x7ff329909260;  alias, 1 drivers
E_0x7ff329c0d0d0 .event posedge, v0x7ff32984a5a0_0;
L_0x7ff3299064d0 .arith/sum 24, v0x7ff32984a2e0_0, L_0x7ff310008008;
L_0x7ff329906650 .extend/s 32, L_0x7ff3299064d0;
L_0x7ff329906720 .cmp/gt.s 32, L_0x7ff329906650, L_0x7ff310008050;
L_0x7ff329906860 .part L_0x7ff3299064d0, 15, 9;
L_0x7ff329906920 .concat [ 9 7 0 0], L_0x7ff329906860, L_0x7ff310008098;
L_0x7ff329906a80 .part L_0x7ff3299064d0, 15, 9;
L_0x7ff329906bc0 .concat [ 9 7 0 0], L_0x7ff329906a80, L_0x7ff3100080e0;
L_0x7ff329906d00 .functor MUXZ 16, L_0x7ff329906bc0, L_0x7ff329906920, L_0x7ff329906720, C4<>;
S_0x7ff32984b490 .scope module, "fir_dec2" "fir_decimator" 3 76, 4 3 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x7ff32984b660 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7ff32984ce00_0 .net/s "audio_in", 15 0, L_0x7ff3299070e0;  alias, 1 drivers
v0x7ff32984ced0_0 .net "audio_sample_valid", 0 0, v0x7ff32984b170_0;  alias, 1 drivers
v0x7ff32984cfa0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff32984d030_0 .var "counter", 3 0;
v0x7ff32984d0c0_0 .var/s "dec_output", 16 0;
v0x7ff32984d190_0 .var "dec_output_ready", 0 0;
v0x7ff32984d220_0 .net "fir_output", 16 0, L_0x7ff329907ad0;  1 drivers
v0x7ff32984d2d0_0 .net "fir_ready", 0 0, v0x7ff32984c960_0;  1 drivers
v0x7ff32984d360_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
L_0x7ff329907ad0 .extend/s 17, v0x7ff32984cb50_0;
S_0x7ff32984b840 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7ff32984b490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x7ff32984ba10 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7ff32984bb70 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7ff3100081b8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984bc20_0 .net/2u *"_ivl_0", 23 0, L_0x7ff3100081b8;  1 drivers
L_0x7ff310008248 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984bcc0_0 .net/2u *"_ivl_10", 6 0, L_0x7ff310008248;  1 drivers
v0x7ff32984bd50_0 .net *"_ivl_13", 8 0, L_0x7ff329907500;  1 drivers
v0x7ff32984bde0_0 .net *"_ivl_14", 15 0, L_0x7ff3299075c0;  1 drivers
L_0x7ff310008290 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7ff32984beb0_0 .net/2u *"_ivl_16", 6 0, L_0x7ff310008290;  1 drivers
v0x7ff32984bf60_0 .net *"_ivl_19", 8 0, L_0x7ff329907710;  1 drivers
v0x7ff32984c010_0 .net *"_ivl_20", 15 0, L_0x7ff329907830;  1 drivers
v0x7ff32984c0c0_0 .net/s *"_ivl_4", 31 0, L_0x7ff3299072c0;  1 drivers
L_0x7ff310008200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984c1d0_0 .net/2s *"_ivl_6", 31 0, L_0x7ff310008200;  1 drivers
v0x7ff32984c280_0 .net *"_ivl_8", 0 0, L_0x7ff329907360;  1 drivers
v0x7ff32984c320_0 .var/s "accumulator", 23 0;
v0x7ff32984c3d0_0 .net/s "accumulator_rounded", 23 0, L_0x7ff329907180;  1 drivers
v0x7ff32984c480_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x7ff329907970;  1 drivers
v0x7ff32984c530_0 .net/s "audio_in", 15 0, L_0x7ff3299070e0;  alias, 1 drivers
v0x7ff32984c5e0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff32984c670_0 .var/s "coeff", 23 0;
v0x7ff32984c800_0 .var "counter", 6 0;
v0x7ff32984c8b0_0 .var/s "cur", 15 0;
v0x7ff32984c960_0 .var "data_ready", 0 0;
v0x7ff32984ca00_0 .var/s "dbg2", 23 0;
v0x7ff32984cab0 .array/s "delay_line", 0 31, 15 0;
v0x7ff32984cb50_0 .var/s "filtered_audio", 15 0;
v0x7ff32984cc00_0 .var "multiply", 0 0;
v0x7ff32984cca0_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff32984cd70_0 .net "valid_in", 0 0, v0x7ff32984b170_0;  alias, 1 drivers
L_0x7ff329907180 .arith/sum 24, v0x7ff32984c320_0, L_0x7ff3100081b8;
L_0x7ff3299072c0 .extend/s 32, L_0x7ff329907180;
L_0x7ff329907360 .cmp/gt.s 32, L_0x7ff3299072c0, L_0x7ff310008200;
L_0x7ff329907500 .part L_0x7ff329907180, 15, 9;
L_0x7ff3299075c0 .concat [ 9 7 0 0], L_0x7ff329907500, L_0x7ff310008248;
L_0x7ff329907710 .part L_0x7ff329907180, 15, 9;
L_0x7ff329907830 .concat [ 9 7 0 0], L_0x7ff329907710, L_0x7ff310008290;
L_0x7ff329907970 .functor MUXZ 16, L_0x7ff329907830, L_0x7ff3299075c0, L_0x7ff329907360, C4<>;
S_0x7ff32984d4f0 .scope module, "fir_dec3" "fir_decimator" 3 84, 4 3 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x7ff32984d6b0 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7ff32984ee30_0 .net/s "audio_in", 15 0, L_0x7ff329907b70;  alias, 1 drivers
v0x7ff32984ef00_0 .net "audio_sample_valid", 0 0, v0x7ff32984d190_0;  alias, 1 drivers
v0x7ff32984efd0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff32984f060_0 .var "counter", 3 0;
v0x7ff32984f0f0_0 .var/s "dec_output", 16 0;
v0x7ff32984f1c0_0 .var "dec_output_ready", 0 0;
v0x7ff32984f250_0 .net "fir_output", 16 0, L_0x7ff329908580;  1 drivers
v0x7ff32984f300_0 .net "fir_ready", 0 0, v0x7ff32984e990_0;  1 drivers
v0x7ff32984f390_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
L_0x7ff329908580 .extend/s 17, v0x7ff32984eb60_0;
S_0x7ff32984d840 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7ff32984d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x7ff32984da00 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7ff32984db60 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7ff3100082d8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984dc10_0 .net/2u *"_ivl_0", 23 0, L_0x7ff3100082d8;  1 drivers
L_0x7ff310008368 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984dcb0_0 .net/2u *"_ivl_10", 6 0, L_0x7ff310008368;  1 drivers
v0x7ff32984dd40_0 .net *"_ivl_13", 8 0, L_0x7ff329907f70;  1 drivers
v0x7ff32984ddd0_0 .net *"_ivl_14", 15 0, L_0x7ff329908030;  1 drivers
L_0x7ff3100083b0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7ff32984dea0_0 .net/2u *"_ivl_16", 6 0, L_0x7ff3100083b0;  1 drivers
v0x7ff32984df50_0 .net *"_ivl_19", 8 0, L_0x7ff3299081c0;  1 drivers
v0x7ff32984e000_0 .net *"_ivl_20", 15 0, L_0x7ff3299082e0;  1 drivers
v0x7ff32984e0b0_0 .net/s *"_ivl_4", 31 0, L_0x7ff329907db0;  1 drivers
L_0x7ff310008320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984e1c0_0 .net/2s *"_ivl_6", 31 0, L_0x7ff310008320;  1 drivers
v0x7ff32984e270_0 .net *"_ivl_8", 0 0, L_0x7ff329907e50;  1 drivers
v0x7ff32984e310_0 .var/s "accumulator", 23 0;
v0x7ff32984e3c0_0 .net/s "accumulator_rounded", 23 0, L_0x7ff329907c30;  1 drivers
v0x7ff32984e470_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x7ff329908420;  1 drivers
v0x7ff32984e520_0 .net/s "audio_in", 15 0, L_0x7ff329907b70;  alias, 1 drivers
v0x7ff32984e5d0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff32984e6e0_0 .var/s "coeff", 23 0;
v0x7ff32984e870_0 .var "counter", 6 0;
v0x7ff32984e900_0 .var/s "cur", 15 0;
v0x7ff32984e990_0 .var "data_ready", 0 0;
v0x7ff32984ea20_0 .var/s "dbg2", 23 0;
v0x7ff32984eac0 .array/s "delay_line", 0 31, 15 0;
v0x7ff32984eb60_0 .var/s "filtered_audio", 15 0;
v0x7ff32984ec10_0 .var "multiply", 0 0;
v0x7ff32984ecb0_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff32984ed40_0 .net "valid_in", 0 0, v0x7ff32984d190_0;  alias, 1 drivers
L_0x7ff329907c30 .arith/sum 24, v0x7ff32984e310_0, L_0x7ff3100082d8;
L_0x7ff329907db0 .extend/s 32, L_0x7ff329907c30;
L_0x7ff329907e50 .cmp/gt.s 32, L_0x7ff329907db0, L_0x7ff310008320;
L_0x7ff329907f70 .part L_0x7ff329907c30, 15, 9;
L_0x7ff329908030 .concat [ 9 7 0 0], L_0x7ff329907f70, L_0x7ff310008368;
L_0x7ff3299081c0 .part L_0x7ff329907c30, 15, 9;
L_0x7ff3299082e0 .concat [ 9 7 0 0], L_0x7ff3299081c0, L_0x7ff3100083b0;
L_0x7ff329908420 .functor MUXZ 16, L_0x7ff3299082e0, L_0x7ff329908030, L_0x7ff329907e50, C4<>;
S_0x7ff32984f520 .scope module, "fir_dec4" "fir_decimator" 3 92, 4 3 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x7ff32984f180 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7ff329850dd0_0 .net/s "audio_in", 15 0, L_0x7ff329908620;  alias, 1 drivers
v0x7ff329850ea0_0 .net "audio_sample_valid", 0 0, v0x7ff32984f1c0_0;  alias, 1 drivers
v0x7ff329850f70_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff329851000_0 .var "counter", 3 0;
v0x7ff329851090_0 .var/s "dec_output", 16 0;
v0x7ff329851160_0 .var "dec_output_ready", 0 0;
v0x7ff3298511f0_0 .net "fir_output", 16 0, L_0x7ff329909060;  1 drivers
v0x7ff3298512a0_0 .net "fir_ready", 0 0, v0x7ff329850950_0;  1 drivers
v0x7ff329851330_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
L_0x7ff329909060 .extend/s 17, v0x7ff329850b40_0;
S_0x7ff32984f850 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7ff32984f520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x7ff32984fa20 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7ff32984fb80 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7ff3100083f8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984fc30_0 .net/2u *"_ivl_0", 23 0, L_0x7ff3100083f8;  1 drivers
L_0x7ff310008488 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7ff32984fcd0_0 .net/2u *"_ivl_10", 6 0, L_0x7ff310008488;  1 drivers
v0x7ff32984fd60_0 .net *"_ivl_13", 8 0, L_0x7ff329908ae0;  1 drivers
v0x7ff32984fdf0_0 .net *"_ivl_14", 15 0, L_0x7ff329908ba0;  1 drivers
L_0x7ff3100084d0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x7ff32984fec0_0 .net/2u *"_ivl_16", 6 0, L_0x7ff3100084d0;  1 drivers
v0x7ff32984ff70_0 .net *"_ivl_19", 8 0, L_0x7ff329908cc0;  1 drivers
v0x7ff329850020_0 .net *"_ivl_20", 15 0, L_0x7ff329908de0;  1 drivers
v0x7ff3298500d0_0 .net/s *"_ivl_4", 31 0, L_0x7ff329908820;  1 drivers
L_0x7ff310008440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff3298501e0_0 .net/2s *"_ivl_6", 31 0, L_0x7ff310008440;  1 drivers
v0x7ff329850290_0 .net *"_ivl_8", 0 0, L_0x7ff3299088c0;  1 drivers
v0x7ff329850330_0 .var/s "accumulator", 23 0;
v0x7ff3298503e0_0 .net/s "accumulator_rounded", 23 0, L_0x7ff3299086c0;  1 drivers
v0x7ff329850490_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x7ff329908f00;  1 drivers
v0x7ff329850540_0 .net/s "audio_in", 15 0, L_0x7ff329908620;  alias, 1 drivers
v0x7ff3298505f0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff329850680_0 .var/s "coeff", 23 0;
v0x7ff329850810_0 .var "counter", 6 0;
v0x7ff3298508a0_0 .var/s "cur", 15 0;
v0x7ff329850950_0 .var "data_ready", 0 0;
v0x7ff3298509f0_0 .var/s "dbg2", 23 0;
v0x7ff329850aa0 .array/s "delay_line", 0 31, 15 0;
v0x7ff329850b40_0 .var/s "filtered_audio", 15 0;
v0x7ff329850bf0_0 .var "multiply", 0 0;
v0x7ff329850c90_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff329850d20_0 .net "valid_in", 0 0, v0x7ff32984f1c0_0;  alias, 1 drivers
L_0x7ff3299086c0 .arith/sum 24, v0x7ff329850330_0, L_0x7ff3100083f8;
L_0x7ff329908820 .extend/s 32, L_0x7ff3299086c0;
L_0x7ff3299088c0 .cmp/gt.s 32, L_0x7ff329908820, L_0x7ff310008440;
L_0x7ff329908ae0 .part L_0x7ff3299086c0, 15, 9;
L_0x7ff329908ba0 .concat [ 9 7 0 0], L_0x7ff329908ae0, L_0x7ff310008488;
L_0x7ff329908cc0 .part L_0x7ff3299086c0, 15, 9;
L_0x7ff329908de0 .concat [ 9 7 0 0], L_0x7ff329908cc0, L_0x7ff3100084d0;
L_0x7ff329908f00 .functor MUXZ 16, L_0x7ff329908de0, L_0x7ff329908ba0, L_0x7ff3299088c0, C4<>;
S_0x7ff3298514c0 .scope module, "sine_750" "sine_generator_750" 3 16, 6 5 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x7ff329851680 .param/l "PHASE_INCR" 0 6 11, C4<00010000000000000000000000000000>;
L_0x7ff329906040 .functor NOT 1, L_0x7ff329905f70, C4<0>, C4<0>, C4<0>;
L_0x7ff329906330 .functor BUFZ 8, L_0x7ff3299061d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff329851d00_0 .net *"_ivl_1", 0 0, L_0x7ff329905f70;  1 drivers
v0x7ff329851d90_0 .net *"_ivl_2", 0 0, L_0x7ff329906040;  1 drivers
v0x7ff329851e20_0 .net *"_ivl_5", 6 0, L_0x7ff329906130;  1 drivers
v0x7ff329851eb0_0 .net "amp", 7 0, v0x7ff329851a10_0;  1 drivers
v0x7ff329851f40_0 .net/s "amp_out", 7 0, L_0x7ff329906330;  alias, 1 drivers
v0x7ff329852020_0 .net "amp_pre", 7 0, L_0x7ff3299061d0;  1 drivers
v0x7ff3298520d0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff329852160_0 .var "phase", 31 0;
v0x7ff329852210_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff329852420_0 .net "step_in", 0 0, v0x7ff329d056d0_0;  1 drivers
L_0x7ff329905f70 .part v0x7ff329851a10_0, 7, 1;
L_0x7ff329906130 .part v0x7ff329851a10_0, 0, 7;
L_0x7ff3299061d0 .concat [ 7 1 0 0], L_0x7ff329906130, L_0x7ff329906040;
L_0x7ff3299063e0 .part v0x7ff329852160_0, 26, 6;
S_0x7ff3298517e0 .scope module, "lut_1" "sine_lut" 6 17, 6 51 0, S_0x7ff3298514c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x7ff329851a10_0 .var "amp_out", 7 0;
v0x7ff329851ad0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff329851c70_0 .net "phase_in", 5 0, L_0x7ff3299063e0;  1 drivers
S_0x7ff3298524c0 .scope module, "uut" "pdm" 3 20, 7 5 0, S_0x7ff329c0c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "level_in";
    .port_info 3 /INPUT 1 "tick_in";
    .port_info 4 /OUTPUT 1 "pdm_out";
v0x7ff3298526b0_0 .net "clk_in", 0 0, v0x7ff329d05760_0;  alias, 1 drivers
v0x7ff329852750_0 .var/s "count", 8 0;
v0x7ff3298527f0_0 .net/s "level_in", 7 0, L_0x7ff329906330;  alias, 1 drivers
v0x7ff3298528c0_0 .var "pdm_out", 0 0;
v0x7ff329852950_0 .net "rst_in", 0 0, v0x7ff3299052d0_0;  alias, 1 drivers
v0x7ff329852a20_0 .net "tick_in", 0 0, L_0x7ff329909260;  alias, 1 drivers
S_0x7ff329c0c8b0 .scope module, "sine_generator_440" "sine_generator_440" 6 28;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x7ff329c0ca20 .param/l "PHASE_INCR" 0 6 34, C4<00001001011000110011101000011011>;
L_0x7ff3299094b0 .functor NOT 1, L_0x7ff3299093d0, C4<0>, C4<0>, C4<0>;
L_0x7ff329909770 .functor BUFZ 8, L_0x7ff329909610, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff3299057c0_0 .net *"_ivl_1", 0 0, L_0x7ff3299093d0;  1 drivers
v0x7ff329905880_0 .net *"_ivl_2", 0 0, L_0x7ff3299094b0;  1 drivers
v0x7ff329905920_0 .net *"_ivl_5", 6 0, L_0x7ff329909570;  1 drivers
v0x7ff3299059d0_0 .net "amp", 7 0, v0x7ff3299055a0_0;  1 drivers
v0x7ff329905a90_0 .net/s "amp_out", 7 0, L_0x7ff329909770;  1 drivers
v0x7ff329905b70_0 .net "amp_pre", 7 0, L_0x7ff329909610;  1 drivers
o0x7ff32000a3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff329905c20_0 .net "clk_in", 0 0, o0x7ff32000a3a8;  0 drivers
v0x7ff329905cb0_0 .var "phase", 31 0;
o0x7ff32000a5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff329905d50_0 .net "rst_in", 0 0, o0x7ff32000a5b8;  0 drivers
o0x7ff32000a5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff329905e70_0 .net "step_in", 0 0, o0x7ff32000a5e8;  0 drivers
L_0x7ff3299093d0 .part v0x7ff3299055a0_0, 7, 1;
L_0x7ff329909570 .part v0x7ff3299055a0_0, 0, 7;
L_0x7ff329909610 .concat [ 7 1 0 0], L_0x7ff329909570, L_0x7ff3299094b0;
L_0x7ff329909820 .part v0x7ff329905cb0_0, 26, 6;
S_0x7ff3299053f0 .scope module, "lut_1" "sine_lut" 6 40, 6 51 0, S_0x7ff329c0c8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x7ff3299055a0_0 .var "amp_out", 7 0;
v0x7ff329905640_0 .net "clk_in", 0 0, o0x7ff32000a3a8;  alias, 0 drivers
v0x7ff3299056e0_0 .net "phase_in", 5 0, L_0x7ff329909820;  1 drivers
E_0x7ff329905560 .event posedge, v0x7ff329905640_0;
    .scope S_0x7ff3298517e0;
T_0 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329851c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %jmp T_0.64;
T_0.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x7ff329851a10_0, 0;
    %jmp T_0.64;
T_0.64 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff3298514c0;
T_1 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329852210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff329852160_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff329852420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ff329852160_0;
    %addi 268435456, 0, 32;
    %assign/vec4 v0x7ff329852160_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff3298524c0;
T_2 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329852950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7ff329852750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff329852a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7ff3298527f0_0;
    %pad/s 9;
    %load/vec4 v0x7ff329852750_0;
    %add;
    %load/vec4 v0x7ff329852750_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 384, 0, 9;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 127, 0, 9;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %sub;
    %assign/vec4 v0x7ff329852750_0, 0;
    %load/vec4 v0x7ff329852750_0;
    %parti/s 1, 8, 5;
    %inv;
    %assign/vec4 v0x7ff3298528c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff329c0ce00;
T_3 ;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 5836, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff329c0d110, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7ff329c0ce00;
T_4 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984a910_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984a7d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff32984ab00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984a2e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984a9b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984abb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7ff32984acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7ff32984a4f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984aa60, 0, 4;
    %load/vec4 v0x7ff32984a4f0_0;
    %assign/vec4 v0x7ff32984a860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984abb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984a7d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984a910_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7ff32984abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7ff32984a7d0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984a910_0, 0;
    %load/vec4 v0x7ff32984a440_0;
    %assign/vec4 v0x7ff32984ab00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984abb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984a2e0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984a910_0, 0;
    %ix/getv 4, v0x7ff32984a7d0_0;
    %load/vec4a v0x7ff329c0d110, 4;
    %ix/getv 4, v0x7ff32984a7d0_0;
    %load/vec4a v0x7ff32984aa60, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x7ff32984a9b0_0, 0;
    %ix/getv 4, v0x7ff32984a7d0_0;
    %load/vec4a v0x7ff329c0d110, 4;
    %assign/vec4 v0x7ff32984a640_0, 0;
    %load/vec4 v0x7ff32984a7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v0x7ff32984a860_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v0x7ff32984a7d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff32984aa60, 4;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %ix/getv 3, v0x7ff32984a7d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984aa60, 0, 4;
    %load/vec4 v0x7ff32984a2e0_0;
    %ix/getv 4, v0x7ff32984a7d0_0;
    %load/vec4a v0x7ff329c0d110, 4;
    %ix/getv 4, v0x7ff32984a7d0_0;
    %load/vec4a v0x7ff32984aa60, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x7ff32984a2e0_0, 0;
    %load/vec4 v0x7ff32984a7d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff32984a7d0_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984a910_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff329c0cb00;
T_5 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984b010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984b170_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff32984b0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ff32984b010_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984b010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984b170_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ff32984b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7ff32984b010_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff32984b010_0, 0;
    %load/vec4 v0x7ff32984b200_0;
    %assign/vec4 v0x7ff32984b0a0_0, 0;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984b170_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff32984b840;
T_6 ;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 5836, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984bb70, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x7ff32984b840;
T_7 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984c960_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984c800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff32984cb50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984c320_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984ca00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984c670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984cc00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ff32984cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7ff32984c530_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984cab0, 0, 4;
    %load/vec4 v0x7ff32984c530_0;
    %assign/vec4 v0x7ff32984c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984cc00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984c800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984c960_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7ff32984cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7ff32984c800_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984c960_0, 0;
    %load/vec4 v0x7ff32984c480_0;
    %assign/vec4 v0x7ff32984cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984cc00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984c320_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984c960_0, 0;
    %ix/getv 4, v0x7ff32984c800_0;
    %load/vec4a v0x7ff32984bb70, 4;
    %ix/getv 4, v0x7ff32984c800_0;
    %load/vec4a v0x7ff32984cab0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x7ff32984ca00_0, 0;
    %ix/getv 4, v0x7ff32984c800_0;
    %load/vec4a v0x7ff32984bb70, 4;
    %assign/vec4 v0x7ff32984c670_0, 0;
    %load/vec4 v0x7ff32984c800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x7ff32984c8b0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x7ff32984c800_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff32984cab0, 4;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %ix/getv 3, v0x7ff32984c800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984cab0, 0, 4;
    %load/vec4 v0x7ff32984c320_0;
    %ix/getv 4, v0x7ff32984c800_0;
    %load/vec4a v0x7ff32984bb70, 4;
    %ix/getv 4, v0x7ff32984c800_0;
    %load/vec4a v0x7ff32984cab0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x7ff32984c320_0, 0;
    %load/vec4 v0x7ff32984c800_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff32984c800_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984c960_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff32984b490;
T_8 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984d030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984d190_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff32984d0c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7ff32984d030_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984d030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984d190_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7ff32984d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7ff32984d030_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff32984d030_0, 0;
    %load/vec4 v0x7ff32984d220_0;
    %assign/vec4 v0x7ff32984d0c0_0, 0;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984d190_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff32984d840;
T_9 ;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 5836, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984db60, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x7ff32984d840;
T_10 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984e990_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984e870_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff32984eb60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984e310_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984ea20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984ec10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff32984ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ff32984e520_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984eac0, 0, 4;
    %load/vec4 v0x7ff32984e520_0;
    %assign/vec4 v0x7ff32984e900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984ec10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff32984e870_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984e990_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff32984ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ff32984e870_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984e990_0, 0;
    %load/vec4 v0x7ff32984e470_0;
    %assign/vec4 v0x7ff32984eb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984ec10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff32984e310_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984e990_0, 0;
    %ix/getv 4, v0x7ff32984e870_0;
    %load/vec4a v0x7ff32984db60, 4;
    %ix/getv 4, v0x7ff32984e870_0;
    %load/vec4a v0x7ff32984eac0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x7ff32984ea20_0, 0;
    %ix/getv 4, v0x7ff32984e870_0;
    %load/vec4a v0x7ff32984db60, 4;
    %assign/vec4 v0x7ff32984e6e0_0, 0;
    %load/vec4 v0x7ff32984e870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x7ff32984e900_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x7ff32984e870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff32984eac0, 4;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %ix/getv 3, v0x7ff32984e870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff32984eac0, 0, 4;
    %load/vec4 v0x7ff32984e310_0;
    %ix/getv 4, v0x7ff32984e870_0;
    %load/vec4a v0x7ff32984db60, 4;
    %ix/getv 4, v0x7ff32984e870_0;
    %load/vec4a v0x7ff32984eac0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x7ff32984e310_0, 0;
    %load/vec4 v0x7ff32984e870_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff32984e870_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984e990_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff32984d4f0;
T_11 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff32984f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984f1c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff32984f0f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff32984f060_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff32984f060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff32984f1c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7ff32984f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7ff32984f060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff32984f060_0, 0;
    %load/vec4 v0x7ff32984f250_0;
    %assign/vec4 v0x7ff32984f0f0_0, 0;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff32984f1c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ff32984f850;
T_12 ;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 5836, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 5505, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 4588, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 3285, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 1869, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 603, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776899, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776404, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776303, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776477, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16776778, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 16777071, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 55, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 136, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %pushi/vec4 208, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff32984fb80, 4, 0;
    %end;
    .thread T_12;
    .scope S_0x7ff32984f850;
T_13 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329850c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850950_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff329850810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff329850b40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff329850330_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff3298509f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff329850680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850bf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff329850d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7ff329850540_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff329850aa0, 0, 4;
    %load/vec4 v0x7ff329850540_0;
    %assign/vec4 v0x7ff3298508a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff329850bf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff329850810_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff329850330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850950_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7ff329850bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7ff329850810_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff329850950_0, 0;
    %load/vec4 v0x7ff329850490_0;
    %assign/vec4 v0x7ff329850b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850bf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7ff329850330_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850950_0, 0;
    %ix/getv 4, v0x7ff329850810_0;
    %load/vec4a v0x7ff32984fb80, 4;
    %ix/getv 4, v0x7ff329850810_0;
    %load/vec4a v0x7ff329850aa0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x7ff3298509f0_0, 0;
    %ix/getv 4, v0x7ff329850810_0;
    %load/vec4a v0x7ff32984fb80, 4;
    %assign/vec4 v0x7ff329850680_0, 0;
    %load/vec4 v0x7ff329850810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %load/vec4 v0x7ff3298508a0_0;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %load/vec4 v0x7ff329850810_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff329850aa0, 4;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %ix/getv 3, v0x7ff329850810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff329850aa0, 0, 4;
    %load/vec4 v0x7ff329850330_0;
    %ix/getv 4, v0x7ff329850810_0;
    %load/vec4a v0x7ff32984fb80, 4;
    %ix/getv 4, v0x7ff329850810_0;
    %load/vec4a v0x7ff329850aa0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x7ff329850330_0, 0;
    %load/vec4 v0x7ff329850810_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7ff329850810_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329850950_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff32984f520;
T_14 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329851330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff329851000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329851160_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7ff329851090_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7ff329851000_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff329851000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff329851160_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7ff3298512a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x7ff329851000_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff329851000_0, 0;
    %load/vec4 v0x7ff3298511f0_0;
    %assign/vec4 v0x7ff329851090_0, 0;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329851160_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff329c0c5c0;
T_15 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329d05ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7ff329d05c10_0;
    %assign/vec4 v0x7ff3299051b0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff329c0c5c0;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0x7ff329d05760_0;
    %nor/r;
    %store/vec4 v0x7ff329d05760_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff329c0c5c0;
T_17 ;
    %delay 100000, 0;
    %load/vec4 v0x7ff329d06090_0;
    %nor/r;
    %store/vec4 v0x7ff329d06090_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff329c0c5c0;
T_18 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329d05dc0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x7ff329d05ef0_0, 0;
    %load/vec4 v0x7ff329d05dc0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x7ff329d05dc0_0;
    %addi 1, 0, 9;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x7ff329d05dc0_0, 0;
    %load/vec4 v0x7ff329d05ef0_0;
    %assign/vec4 v0x7ff329d06130_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff329c0c5c0;
T_19 ;
    %wait E_0x7ff329c0d0d0;
    %load/vec4 v0x7ff329905000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7ff329904f70_0;
    %assign/vec4 v0x7ff329905240_0, 0;
    %load/vec4 v0x7ff329d061d0_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x7ff329d061d0_0;
    %addi 1, 0, 9;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %assign/vec4 v0x7ff329d061d0_0, 0;
    %load/vec4 v0x7ff329d061d0_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.4, 8;
    %load/vec4 v0x7ff329904f70_0;
    %pad/u 8;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %load/vec4 v0x7ff329905090_0;
    %load/vec4 v0x7ff329904f70_0;
    %pad/u 8;
    %add;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %assign/vec4 v0x7ff329905090_0, 0;
    %load/vec4 v0x7ff329d061d0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ff329d056d0_0, 0;
    %load/vec4 v0x7ff329d061d0_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x7ff329905090_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x7ff329905090_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %load/vec4 v0x7ff329d05e50_0;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %assign/vec4 v0x7ff329d05e50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff329d056d0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff329c0c5c0;
T_20 ;
    %vpi_call/w 3 148 "$dumpfile", "pdm_tb.vcd" {0 0 0};
    %vpi_call/w 3 149 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff329c0c5c0 {0 0 0};
    %vpi_call/w 3 150 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329d05760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329d06090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3299052d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329d06130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329905240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329d05ef0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7ff329d05dc0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7ff329d061d0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff329905090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff329d05e50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff329905120_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x7ff329d05d30_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3299052d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3299052d0_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call/w 3 169 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 170 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x7ff3299053f0;
T_21 ;
    %wait E_0x7ff329905560;
    %load/vec4 v0x7ff3299056e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_21.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_21.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_21.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_21.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_21.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_21.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_21.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_21.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_21.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_21.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_21.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_21.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_21.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_21.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_21.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_21.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_21.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_21.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_21.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_21.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_21.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.63, 6;
    %jmp T_21.64;
T_21.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x7ff3299055a0_0, 0;
    %jmp T_21.64;
T_21.64 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ff329c0c8b0;
T_22 ;
    %wait E_0x7ff329905560;
    %load/vec4 v0x7ff329905d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff329905cb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7ff329905e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7ff329905cb0_0;
    %addi 157497883, 0, 32;
    %assign/vec4 v0x7ff329905cb0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sim/pdm_tb.sv";
    "hdl/fir_decimator.sv";
    "hdl/fir_filter.sv";
    "hdl/sine.sv";
    "hdl/pdm.sv";
