// Seed: 2941205533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_1 = 32'd72,
    parameter id_5 = 32'd47
) (
    input tri1 _id_0,
    output uwire _id_1,
    output tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    output wor _id_5
);
  wire [id_0 : 1] id_7;
  parameter id_8 = 1;
  logic [id_1  ^  id_5 : -1] id_9;
  module_0 modCall_1 (
      id_7,
      id_9,
      id_7,
      id_7
  );
  assign id_7 = id_9;
endmodule
