Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12229
gpu_sim_insn = 6559671
gpu_ipc =     536.4029
gpu_tot_sim_cycle = 12229
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     536.4029
gpu_tot_issued_cta = 51
gpu_occupancy = 39.4010% 
gpu_tot_occupancy = 39.4010% 
max_total_param_size = 0
gpu_stall_dramfull = 1244
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2170
partiton_level_parallism_total  =       3.2170
partiton_level_parallism_util =       7.1751
partiton_level_parallism_util_total  =       7.1751
L2_BW  =     123.5338 GB/Sec
L2_BW_total  =     123.5338 GB/Sec
gpu_total_sim_rate=1639917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1425, Miss_rate = 0.715, Pending_hits = 163, Reservation_fails = 148
	L1D_cache_core[1]: Access = 2072, Miss = 1425, Miss_rate = 0.688, Pending_hits = 157, Reservation_fails = 88
	L1D_cache_core[2]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 162, Reservation_fails = 63
	L1D_cache_core[3]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 155, Reservation_fails = 113
	L1D_cache_core[4]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 154, Reservation_fails = 55
	L1D_cache_core[5]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 155, Reservation_fails = 36
	L1D_cache_core[6]: Access = 1944, Miss = 1374, Miss_rate = 0.707, Pending_hits = 162, Reservation_fails = 100
	L1D_cache_core[7]: Access = 2066, Miss = 1425, Miss_rate = 0.690, Pending_hits = 160, Reservation_fails = 154
	L1D_cache_core[8]: Access = 1990, Miss = 1425, Miss_rate = 0.716, Pending_hits = 163, Reservation_fails = 67
	L1D_cache_core[9]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 162, Reservation_fails = 49
	L1D_cache_core[10]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 175, Reservation_fails = 65
	L1D_cache_core[11]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 164, Reservation_fails = 39
	L1D_cache_core[12]: Access = 2075, Miss = 1425, Miss_rate = 0.687, Pending_hits = 169, Reservation_fails = 54
	L1D_cache_core[13]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 49
	L1D_cache_core[14]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 76, Reservation_fails = 48
	L1D_cache_core[15]: Access = 1006, Miss = 687, Miss_rate = 0.683, Pending_hits = 79, Reservation_fails = 47
	L1D_cache_core[16]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 84, Reservation_fails = 49
	L1D_cache_core[17]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 84, Reservation_fails = 48
	L1D_cache_core[18]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 86, Reservation_fails = 41
	L1D_cache_core[19]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 75, Reservation_fails = 49
	L1D_cache_core[20]: Access = 933, Miss = 687, Miss_rate = 0.736, Pending_hits = 85, Reservation_fails = 47
	L1D_cache_core[21]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 70
	L1D_cache_core[22]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 76, Reservation_fails = 71
	L1D_cache_core[23]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 75, Reservation_fails = 51
	L1D_cache_core[24]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 92, Reservation_fails = 49
	L1D_cache_core[25]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 76, Reservation_fails = 51
	L1D_cache_core[26]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 82, Reservation_fails = 84
	L1D_cache_core[27]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 83, Reservation_fails = 51
	L1D_cache_core[28]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 85, Reservation_fails = 51
	L1D_cache_core[29]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 80, Reservation_fails = 52
	L1D_cache_core[30]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 80, Reservation_fails = 75
	L1D_cache_core[31]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 83, Reservation_fails = 62
	L1D_cache_core[32]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 52
	L1D_cache_core[33]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 83, Reservation_fails = 52
	L1D_cache_core[34]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 50
	L1D_cache_core[35]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 92, Reservation_fails = 73
	L1D_cache_core[36]: Access = 980, Miss = 738, Miss_rate = 0.753, Pending_hits = 84, Reservation_fails = 71
	L1D_cache_core[37]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 57
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6901
	L1D_total_cache_pending_hits = 4164
	L1D_total_cache_reservation_fails = 2431
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2279
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108682	W0_Idle:80680	W0_Scoreboard:568769	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1735 
max_icnt2mem_latency = 497 
maxmrqlatency = 109 
max_icnt2sh_latency = 48 
averagemflatency = 362 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 3 
mrq_lat_table:6945 	169 	254 	367 	858 	1477 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26860 	1420 	10823 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37989 	1176 	91 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30883 	5514 	1837 	942 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         7        11        19        12        17        14        13         8        11        11         9         7         8         7         7 
dram[1]:         8        17        11        14        13        13        19        21         6         7        15        19         7        17        23        16 
dram[2]:         5         7        14         9        12        14        12         8        22        21        14        13        14        16        12        10 
dram[3]:        14        13        11        12        11        14         8         8         7        12        18        18         9         9         3        10 
dram[4]:         9         9        11        12         6        10        10        16        12         9        22        19         8        10        10         8 
dram[5]:        11         9         9        17        12        13         9        11        17        12        21        22         0         0         7         9 
dram[6]:        10        11        12        11        18         9        15        11        16        11        15        15        11        10        12         6 
dram[7]:         8         4        13        18        23        12        16         9        15        12        12        10        11        16        11         9 
dram[8]:         5        12        11        14        11        10        17        14        26        27        12        11        13        13        16        12 
dram[9]:         7        10        11        17        10         9        12         8        11        17        15        14         7        10         4        16 
dram[10]:        10         8         8        13        16        20         7        12        15         9        22        18         5         6        10         8 
dram[11]:         6        10        12        23         9        14        18        12        10        14        14        12         9        16         9         7 
dram[12]:        11         6        10         9        13        10         9        15        10        11         9        14        10        12         6         7 
dram[13]:        11         6        15        13        20        18         9         8        11        11        11         8        10        20        13        14 
dram[14]:         7         8        16        12        13        13        12        13        10         7         0        21         5         9        14         9 
dram[15]:        10        10        22        12        14        10        14        12         8        22        20        20         0         0         7         7 
maximum service time to same row:
dram[0]:      5968      5967      6043      6047      5975      5972      6004      5995      6413      6077      5977      6009      6369      6016      6381      6380 
dram[1]:      6058      6402      6024      6033      6019      6012      6264      6049      6300      6907      5219      6029      5988      5990      6712      6011 
dram[2]:      6038      6408      6006      6046      6294      6292      5970      6004      6259      6020      6256      6072      6373      6372      6044      5969 
dram[3]:      5997      5994      5967      5965      6020      6022      5989      5980      6017      6373      6067      6071      6412      6299      6008      6009 
dram[4]:      5983      5983      6046      5982      6247      5978      5982      5999      6303      6297      6043      6841      5984      6021      6008      5984 
dram[5]:      6039      6017      5981      5999      6003      5994      5979      5973      6041      6032      6016      6031      6005      6012      6065      6367 
dram[6]:      6384      6046      5969      5985      5993      6259      5972      5987      6050      6064      6266      6260      6390      6388      6023      6035 
dram[7]:      6392      7268      6328      5973      6288      6267      6254      5976      6029      6028      6270      7212      6369      6397      6396      5997 
dram[8]:      6076      6006      6005      5993      5977      5976      5998      5971      6029      6072      6378      7132      5994      5993      5980      6007 
dram[9]:      6012      6035      6000      6028      6292      5983      5968      5966      6077      6056      6041      6064      6021      6368      6051      5982 
dram[10]:      5973      5972      6041      5974      6288      6286      6001      5992      6046      6287      6026      5976      6022      6807      6671      6676 
dram[11]:      5971      5978      6043      6049      6301      5984      6030      7028      6282      6263      5293      6016      6026      6017      6388      6385 
dram[12]:      6059      5976      6267      6265      6013      5987      5972      5970      6008      6024      5976      6766      6298      6393      5986      5999 
dram[13]:      6677      6054      6001      6000      6012      6261      5986      6004      6312      6012      5176      6283      6381      6376      5995      5973 
dram[14]:      6020      6016      5999      6006      6769      6282      6011      7024      6278      6276      6014      6055      6010      6070      6039      5978 
dram[15]:      5997      5987      6037      6940      6007      6276      5974      5995      6257      6053      5293      6843      7051      6911      6405      6807 
average row accesses per activate:
dram[0]:  3.000000  3.000000  4.900000  5.875000  4.769231  6.444445  4.363636  4.727273  4.600000  4.555555  6.833333  5.000000 10.500000  3.800000  4.285714  5.600000 
dram[1]:  4.500000  9.800000  6.000000  5.300000  5.090909  4.142857  5.000000  4.400000  2.785714  3.777778  8.333333 15.000000  3.272727  6.000000  5.500000  7.500000 
dram[2]:  4.000000  5.000000  5.444445  5.500000  4.083333  5.875000  4.090909  4.181818  7.250000  5.500000  4.428571  6.500000 10.500000  6.666667  5.833333  5.111111 
dram[3]:  4.285714  6.500000  3.538461  3.818182  3.588235  3.533333  2.888889  4.583333  3.800000  3.545455  8.250000  8.500000  6.000000  4.000000  7.000000  7.666667 
dram[4]:  4.200000  3.800000  5.250000  5.375000  4.090909  5.111111  3.538461  3.615385  4.777778  4.600000 12.500000 11.500000  9.666667  6.000000  4.166667  5.750000 
dram[5]:  4.750000  4.500000  4.222222  3.545455  3.714286  4.000000  3.600000  4.636364  4.833333  5.400000 14.000000 10.333333 18.000000 20.000000  2.384615 10.333333 
dram[6]:  3.363636  5.125000  3.800000  4.000000  4.900000  4.333333  4.133333  5.727273  5.111111  4.400000 17.000000  9.333333  6.750000  5.250000  5.500000  3.750000 
dram[7]:  2.500000  4.333333  4.000000  6.142857  7.333333  5.250000  3.625000  4.000000  9.750000  7.000000 12.000000  5.250000  2.900000  6.000000  4.181818  4.666667 
dram[8]:  3.625000  7.500000  4.000000  5.111111  4.818182  3.923077  5.000000  6.571429 14.000000 18.500000  9.333333  3.375000  7.600000  5.428571  4.111111  4.777778 
dram[9]:  6.000000  3.300000  5.100000  4.300000  4.666667  5.100000  6.111111  4.000000  4.714286  5.428571  4.900000  7.666667  3.428571  5.500000  7.000000  4.600000 
dram[10]:  5.625000  3.200000  4.181818  3.000000  7.000000  4.538462  4.700000  3.923077  6.142857  2.800000 16.000000  5.666667  4.600000  5.000000  3.875000  7.750000 
dram[11]:  3.900000  4.111111  5.333333  6.833333  4.583333  6.666667  9.750000  5.125000  4.875000  4.181818  5.000000  4.666667  4.571429  6.600000  3.909091  4.777778 
dram[12]:  4.500000  3.200000  3.750000  4.333333  6.571429  4.153846  4.846154  4.538462  4.181818  5.750000  7.750000  5.800000  5.000000  7.666667  2.818182  3.875000 
dram[13]:  4.000000  4.375000  7.500000  5.000000  7.800000  5.500000  4.615385  3.733333  5.500000  6.200000  5.142857  5.166667  8.500000 15.500000  9.500000  4.090909 
dram[14]:  3.916667  6.375000  7.166667  3.833333  4.666667  5.375000  2.882353  5.111111  3.307692  4.875000 21.000000 11.000000  6.000000  4.222222  5.777778  4.181818 
dram[15]:  4.272727  4.000000  5.125000  6.000000  5.888889  3.928571  2.947368  3.117647  3.928571  5.600000  9.333333  6.750000 18.000000 18.000000  2.833333  3.857143 
average row locality = 10226/2123 = 4.816769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1435      1391      1277      1278      1275      1253      1248      1211      1283      1421      1276      1282      1732      1957      1647      1669
dram[1]:       1345      1351      1558      1564      1318      1336      1309      1538      1463      1436      3151      1607      1576      1371      1519      1422
dram[2]:       1607      1436      1266      1297      1239      1311      1407      1375      1508      1433      1571      1586      1295      1367      1405      1249
dram[3]:       1527      1731      1269      1392      1208      1227      1289      1318      1307      1273      1523      1514      1741      1890      1707      1726
dram[4]:       1357      1387      1427      1312      1321      1376      1305      1342      1287      1291      1665      1686      1510      1507      1329      1314
dram[5]:       1256      1281      1336      1360      1300      1312      1288      1283      1217      1210      1547      1524      1949      1899      1490      1467
dram[6]:       1418      1331      1380      1350      1323      1237      1328      1216      1275      1303      1379      1580      1676      1817      1399      1539
dram[7]:       1901      1654      1456      1276      1255      1356      1215      1279      1225      1319      1789      2023      1638      1414      1258      1392
dram[8]:       1538      1524      1276      1382      1239      1276      1308      1367      1542      1310      1570      1574      1396      1344      1393      1332
dram[9]:       1476      1420      1199      1326      1225      1302      1305      1322      1371      1376      1303      1175      1801      1755      1809      1588
dram[10]:       1213      1511      1274      1405      1225      1236      1340      1300      1327      1314      1448      1379      1737      1860      1573      1625
dram[11]:       1350      1451      1338      1385      1219      1216      1319      1310      1419      1315      2031      1576      1408      1514      1397      1369
dram[12]:       1441      1485      1461      1335      1321      1275      1174      1195      1206      1250      1469      1585      1698      1961      1536      1460
dram[13]:       1497      1497      1353      1227      1335      1255      1262      1338      1361      1502      1896      1464      1410      1432      1396      1294
dram[14]:       1323      1283      1328      1232      1325      1315      1283      1359      1328      1374      1761      1741      1533      1336      1249      1353
dram[15]:       1424      1491      1439      1632      1365      1306      1587      1368      1369      1306      2519      1715      2084      2167      1510      1630
maximum mf latency per bank:
dram[0]:        701       712       708       704       742       709       731       730       742       698       707       675       694       694       703       703
dram[1]:        994      1500      1480      1477      1521      1278       776      1451      1512       705      1735      1462      1512      1161      1543      1474
dram[2]:        707       693       690       680       703       727       714       686       668       694       744       689       673       692       692       705
dram[3]:        702       693       712       719       720       718       718       712       716       699       678       744       687       690       697       688
dram[4]:        697       707       708       711       702       725       698       725       684       718       675       663       692       696       732       684
dram[5]:        698       704       701       694       729       735       733       713       703       721       690       700       700       703       703       681
dram[6]:        687       720       695       715       718       741       775       696       674       739       688       675       684       670       681       703
dram[7]:        727       705       702       703       686       733       728       697       670       670       682       687       687       686       730       680
dram[8]:        716       714       719       716       692       694       714       682       692       686       670       724       703       692       703       696
dram[9]:        685       705       700       676       695       711       730       680       724       691       686       695       713       688       684       693
dram[10]:        702       728       688       710       710       700       686       791       699       723       688       678       690       681       716       703
dram[11]:        700       704       714       702       676       682       671       682       678       702       682       683       696       706       725       758
dram[12]:        716       724       674       691       709       739       728       710       711       678       680       669       720       713       701       701
dram[13]:        684       701       718       714       702       701       736       718       705       681      1402       701       677       677       702       700
dram[14]:        689       710       698       702       682       685       710       715       706       719       677       694       703       709       709       697
dram[15]:       1565      1553      1087      1579      1319      1611      1611      1591      1548      1332      1445      1563       842      1577      1261      1221
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70429 n_act=139 n_pre=123 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009209
n_activity=24135 dram_eff=0.02722
bk0: 36a 68646i bk1: 39a 68598i bk2: 49a 69101i bk3: 47a 69544i bk4: 62a 67641i bk5: 58a 69005i bk6: 48a 68578i bk7: 52a 68816i bk8: 46a 68675i bk9: 41a 69210i bk10: 41a 69880i bk11: 40a 69620i bk12: 21a 70924i bk13: 19a 70284i bk14: 30a 69732i bk15: 28a 70101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788432
Row_Buffer_Locality_read = 0.788432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.035576
Bank_Level_Parallism_Col = 1.578052
Bank_Level_Parallism_Ready = 1.047184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439462 

BW Util details:
bwutil = 0.009209 
total_CMD = 71341 
util_bw = 657 
Wasted_Col = 11219 
Wasted_Row = 4708 
Idle = 54757 

BW Util Bottlenecks: 
RCDc_limit = 13291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5456 
rwq = 0 
CCDLc_limit_alone = 5456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70429 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 657 
Row_Bus_Util =  0.003673 
CoL_Bus_Util = 0.009209 
Either_Row_CoL_Bus_Util = 0.012784 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007675 
queue_avg = 0.510029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.510029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70403 n_act=136 n_pre=120 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009644
n_activity=23968 dram_eff=0.0287
bk0: 45a 69083i bk1: 49a 70175i bk2: 48a 69427i bk3: 53a 68596i bk4: 56a 68412i bk5: 58a 67845i bk6: 40a 69407i bk7: 44a 69086i bk8: 39a 68060i bk9: 34a 69165i bk10: 25a 70695i bk11: 30a 70817i bk12: 36a 68528i bk13: 42a 69656i bk14: 44a 69375i bk15: 45a 69931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802326
Row_Buffer_Locality_read = 0.802326
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.049350
Bank_Level_Parallism_Col = 1.646101
Bank_Level_Parallism_Ready = 1.087209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439983 

BW Util details:
bwutil = 0.009644 
total_CMD = 71341 
util_bw = 688 
Wasted_Col = 10973 
Wasted_Row = 4874 
Idle = 54806 

BW Util Bottlenecks: 
RCDc_limit = 12928 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6170 
rwq = 0 
CCDLc_limit_alone = 6170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70403 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 688 
Row_Bus_Util =  0.003588 
CoL_Bus_Util = 0.009644 
Either_Row_CoL_Bus_Util = 0.013148 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006397 
queue_avg = 0.494414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.494414
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70493 n_act=120 n_pre=104 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008817
n_activity=23198 dram_eff=0.02711
bk0: 32a 69610i bk1: 35a 69689i bk2: 49a 69131i bk3: 44a 69606i bk4: 49a 68661i bk5: 47a 69258i bk6: 45a 68682i bk7: 46a 68940i bk8: 29a 70427i bk9: 33a 70054i bk10: 31a 69578i bk11: 26a 70522i bk12: 42a 70334i bk13: 40a 69898i bk14: 35a 69991i bk15: 46a 69278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809221
Row_Buffer_Locality_read = 0.809221
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775515
Bank_Level_Parallism_Col = 1.510555
Bank_Level_Parallism_Ready = 1.068362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.395119 

BW Util details:
bwutil = 0.008817 
total_CMD = 71341 
util_bw = 629 
Wasted_Col = 10656 
Wasted_Row = 4725 
Idle = 55331 

BW Util Bottlenecks: 
RCDc_limit = 11485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5309 
rwq = 0 
CCDLc_limit_alone = 5309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70493 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 629 
Row_Bus_Util =  0.003140 
CoL_Bus_Util = 0.008817 
Either_Row_CoL_Bus_Util = 0.011887 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005896 
queue_avg = 0.440098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.440098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70481 n_act=141 n_pre=125 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008368
n_activity=24131 dram_eff=0.02474
bk0: 30a 69632i bk1: 26a 70492i bk2: 46a 68355i bk3: 42a 68860i bk4: 61a 67031i bk5: 53a 67585i bk6: 52a 66782i bk7: 55a 68443i bk8: 38a 68628i bk9: 39a 68921i bk10: 33a 70433i bk11: 34a 70229i bk12: 24a 70379i bk13: 20a 70282i bk14: 21a 70710i bk15: 23a 70701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763819
Row_Buffer_Locality_read = 0.763819
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942822
Bank_Level_Parallism_Col = 1.468379
Bank_Level_Parallism_Ready = 1.028476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362249 

BW Util details:
bwutil = 0.008368 
total_CMD = 71341 
util_bw = 597 
Wasted_Col = 11845 
Wasted_Row = 5362 
Idle = 53537 

BW Util Bottlenecks: 
RCDc_limit = 13538 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4623 
rwq = 0 
CCDLc_limit_alone = 4623 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70481 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 597 
Row_Bus_Util =  0.003729 
CoL_Bus_Util = 0.008368 
Either_Row_CoL_Bus_Util = 0.012055 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.003488 
queue_avg = 0.488317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.488317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70455 n_act=133 n_pre=117 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008985
n_activity=23166 dram_eff=0.02767
bk0: 42a 68794i bk1: 38a 69161i bk2: 42a 69341i bk3: 43a 69210i bk4: 45a 68393i bk5: 46a 69082i bk6: 46a 68432i bk7: 47a 68119i bk8: 43a 69282i bk9: 46a 69031i bk10: 25a 70918i bk11: 23a 70934i bk12: 29a 70541i bk13: 30a 70150i bk14: 50a 68465i bk15: 46a 69354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792512
Row_Buffer_Locality_read = 0.792512
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.046671
Bank_Level_Parallism_Col = 1.624967
Bank_Level_Parallism_Ready = 1.074883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449150 

BW Util details:
bwutil = 0.008985 
total_CMD = 71341 
util_bw = 641 
Wasted_Col = 10657 
Wasted_Row = 4772 
Idle = 55271 

BW Util Bottlenecks: 
RCDc_limit = 12690 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5520 
rwq = 0 
CCDLc_limit_alone = 5520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70455 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 133 
n_pre = 117 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 250 
issued_total_col = 641 
Row_Bus_Util =  0.003504 
CoL_Bus_Util = 0.008985 
Either_Row_CoL_Bus_Util = 0.012419 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005643 
queue_avg = 0.453638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.453638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70416 n_act=142 n_pre=126 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009363
n_activity=23583 dram_eff=0.02833
bk0: 57a 68309i bk1: 54a 68380i bk2: 38a 69177i bk3: 39a 68856i bk4: 52a 67884i bk5: 52a 68040i bk6: 54a 67627i bk7: 51a 68742i bk8: 58a 68330i bk9: 54a 68974i bk10: 28a 70854i bk11: 31a 70626i bk12: 18a 71044i bk13: 20a 71147i bk14: 31a 68572i bk15: 31a 70494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787425
Row_Buffer_Locality_read = 0.787425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.029398
Bank_Level_Parallism_Col = 1.542855
Bank_Level_Parallism_Ready = 1.052395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.424348 

BW Util details:
bwutil = 0.009363 
total_CMD = 71341 
util_bw = 668 
Wasted_Col = 11772 
Wasted_Row = 4840 
Idle = 54061 

BW Util Bottlenecks: 
RCDc_limit = 13535 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5473 
rwq = 0 
CCDLc_limit_alone = 5473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70416 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 668 
Row_Bus_Util =  0.003757 
CoL_Bus_Util = 0.009363 
Either_Row_CoL_Bus_Util = 0.012966 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.011892 
queue_avg = 0.474538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.474538
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70456 n_act=132 n_pre=116 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008985
n_activity=23806 dram_eff=0.02693
bk0: 37a 68786i bk1: 41a 69506i bk2: 38a 69012i bk3: 36a 69369i bk4: 49a 68878i bk5: 52a 68338i bk6: 62a 67105i bk7: 63a 68712i bk8: 46a 69335i bk9: 44a 68739i bk10: 34a 70821i bk11: 28a 70687i bk12: 27a 70424i bk13: 21a 70482i bk14: 33a 69985i bk15: 30a 69450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794072
Row_Buffer_Locality_read = 0.794072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.881003
Bank_Level_Parallism_Col = 1.532363
Bank_Level_Parallism_Ready = 1.060842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.411795 

BW Util details:
bwutil = 0.008985 
total_CMD = 71341 
util_bw = 641 
Wasted_Col = 11237 
Wasted_Row = 5383 
Idle = 54080 

BW Util Bottlenecks: 
RCDc_limit = 12633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5473 
rwq = 0 
CCDLc_limit_alone = 5473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70456 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 132 
n_pre = 116 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 641 
Row_Bus_Util =  0.003476 
CoL_Bus_Util = 0.008985 
Either_Row_CoL_Bus_Util = 0.012405 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.004520 
queue_avg = 0.526121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.526121
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70507 n_act=127 n_pre=111 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008438
n_activity=23903 dram_eff=0.02519
bk0: 25a 68714i bk1: 26a 69810i bk2: 36a 69315i bk3: 43a 69563i bk4: 44a 69948i bk5: 42a 69372i bk6: 58a 67450i bk7: 56a 68081i bk8: 39a 70386i bk9: 35a 70213i bk10: 24a 70853i bk11: 21a 70484i bk12: 29a 69230i bk13: 36a 70006i bk14: 46a 68643i bk15: 42a 69381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789037
Row_Buffer_Locality_read = 0.789037
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.885255
Bank_Level_Parallism_Col = 1.461897
Bank_Level_Parallism_Ready = 1.044850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345214 

BW Util details:
bwutil = 0.008438 
total_CMD = 71341 
util_bw = 602 
Wasted_Col = 11045 
Wasted_Row = 4589 
Idle = 55105 

BW Util Bottlenecks: 
RCDc_limit = 12235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 4609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70507 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 602 
Row_Bus_Util =  0.003336 
CoL_Bus_Util = 0.008438 
Either_Row_CoL_Bus_Util = 0.011690 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.007194 
queue_avg = 0.418988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.418988
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70514 n_act=117 n_pre=101 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008691
n_activity=22770 dram_eff=0.02723
bk0: 29a 69428i bk1: 30a 70329i bk2: 44a 68697i bk3: 46a 69186i bk4: 53a 68754i bk5: 51a 68433i bk6: 45a 69133i bk7: 46a 69625i bk8: 28a 70863i bk9: 37a 70730i bk10: 28a 70642i bk11: 27a 69518i bk12: 38a 69908i bk13: 38a 69681i bk14: 37a 69090i bk15: 43a 69258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811290
Row_Buffer_Locality_read = 0.811290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.954996
Bank_Level_Parallism_Col = 1.620272
Bank_Level_Parallism_Ready = 1.088710
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454122 

BW Util details:
bwutil = 0.008691 
total_CMD = 71341 
util_bw = 620 
Wasted_Col = 9742 
Wasted_Row = 4370 
Idle = 56609 

BW Util Bottlenecks: 
RCDc_limit = 11145 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5349 
rwq = 0 
CCDLc_limit_alone = 5349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70514 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 101 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 218 
issued_total_col = 620 
Row_Bus_Util =  0.003056 
CoL_Bus_Util = 0.008691 
Either_Row_CoL_Bus_Util = 0.011592 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.013301 
queue_avg = 0.411194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.411194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70480 n_act=128 n_pre=112 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008789
n_activity=25024 dram_eff=0.02506
bk0: 30a 70065i bk1: 33a 68921i bk2: 51a 68952i bk3: 43a 69127i bk4: 56a 68461i bk5: 51a 68846i bk6: 55a 68954i bk7: 52a 68544i bk8: 33a 69583i bk9: 38a 69787i bk10: 49a 68925i bk11: 46a 69954i bk12: 24a 69634i bk13: 22a 70279i bk14: 21a 70741i bk15: 23a 70308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795853
Row_Buffer_Locality_read = 0.795853
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.739243
Bank_Level_Parallism_Col = 1.452573
Bank_Level_Parallism_Ready = 1.059011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.331169 

BW Util details:
bwutil = 0.008789 
total_CMD = 71341 
util_bw = 627 
Wasted_Col = 11601 
Wasted_Row = 5597 
Idle = 53516 

BW Util Bottlenecks: 
RCDc_limit = 12271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5445 
rwq = 0 
CCDLc_limit_alone = 5445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70480 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 128 
n_pre = 112 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 627 
Row_Bus_Util =  0.003364 
CoL_Bus_Util = 0.008789 
Either_Row_CoL_Bus_Util = 0.012069 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006969 
queue_avg = 0.451115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.451115
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70447 n_act=139 n_pre=123 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008985
n_activity=23470 dram_eff=0.02731
bk0: 45a 69364i bk1: 32a 69033i bk2: 46a 68843i bk3: 42a 67952i bk4: 63a 69030i bk5: 59a 68249i bk6: 47a 69151i bk7: 51a 67955i bk8: 43a 69666i bk9: 42a 67495i bk10: 32a 70730i bk11: 34a 70039i bk12: 23a 70250i bk13: 20a 70397i bk14: 31a 69478i bk15: 31a 70376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783151
Row_Buffer_Locality_read = 0.783151
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.023206
Bank_Level_Parallism_Col = 1.553533
Bank_Level_Parallism_Ready = 1.053042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406631 

BW Util details:
bwutil = 0.008985 
total_CMD = 71341 
util_bw = 641 
Wasted_Col = 11385 
Wasted_Row = 4823 
Idle = 54492 

BW Util Bottlenecks: 
RCDc_limit = 13317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5443 
rwq = 0 
CCDLc_limit_alone = 5443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70447 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 641 
Row_Bus_Util =  0.003673 
CoL_Bus_Util = 0.008985 
Either_Row_CoL_Bus_Util = 0.012531 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.010067 
queue_avg = 0.463464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.463464
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70455 n_act=129 n_pre=113 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009097
n_activity=24580 dram_eff=0.0264
bk0: 39a 69104i bk1: 37a 69258i bk2: 48a 69111i bk3: 41a 69948i bk4: 55a 68712i bk5: 60a 69048i bk6: 39a 70385i bk7: 41a 69426i bk8: 39a 69569i bk9: 46a 68614i bk10: 25a 70269i bk11: 28a 70011i bk12: 32a 69825i bk13: 33a 70113i bk14: 43a 68675i bk15: 43a 69216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801233
Row_Buffer_Locality_read = 0.801233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.858366
Bank_Level_Parallism_Col = 1.512307
Bank_Level_Parallism_Ready = 1.075501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356931 

BW Util details:
bwutil = 0.009097 
total_CMD = 71341 
util_bw = 649 
Wasted_Col = 11232 
Wasted_Row = 4704 
Idle = 54756 

BW Util Bottlenecks: 
RCDc_limit = 12373 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5621 
rwq = 0 
CCDLc_limit_alone = 5621 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70455 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 649 
Row_Bus_Util =  0.003392 
CoL_Bus_Util = 0.009097 
Either_Row_CoL_Bus_Util = 0.012419 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005643 
queue_avg = 0.402910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.40291
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70470 n_act=136 n_pre=120 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008705
n_activity=23604 dram_eff=0.02631
bk0: 36a 69130i bk1: 32a 68924i bk2: 30a 69578i bk3: 39a 69402i bk4: 46a 69492i bk5: 54a 68130i bk6: 63a 68300i bk7: 59a 68053i bk8: 46a 68667i bk9: 46a 69451i bk10: 31a 70394i bk11: 29a 70317i bk12: 25a 70083i bk13: 23a 70558i bk14: 31a 68956i bk15: 31a 69429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780998
Row_Buffer_Locality_read = 0.780998
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.038733
Bank_Level_Parallism_Col = 1.657874
Bank_Level_Parallism_Ready = 1.080515
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421703 

BW Util details:
bwutil = 0.008705 
total_CMD = 71341 
util_bw = 621 
Wasted_Col = 10773 
Wasted_Row = 4897 
Idle = 55050 

BW Util Bottlenecks: 
RCDc_limit = 12965 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5990 
rwq = 0 
CCDLc_limit_alone = 5990 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70470 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 621 
Row_Bus_Util =  0.003588 
CoL_Bus_Util = 0.008705 
Either_Row_CoL_Bus_Util = 0.012209 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006889 
queue_avg = 0.562229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.562229
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70493 n_act=117 n_pre=101 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008901
n_activity=24435 dram_eff=0.02599
bk0: 32a 69569i bk1: 35a 69498i bk2: 45a 69490i bk3: 45a 69209i bk4: 39a 70236i bk5: 44a 69242i bk6: 60a 67608i bk7: 56a 67814i bk8: 33a 70020i bk9: 31a 70204i bk10: 36a 69908i bk11: 31a 69985i bk12: 34a 70452i bk13: 31a 70898i bk14: 38a 70240i bk15: 45a 68759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815748
Row_Buffer_Locality_read = 0.815748
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.815156
Bank_Level_Parallism_Col = 1.551640
Bank_Level_Parallism_Ready = 1.118110
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.360523 

BW Util details:
bwutil = 0.008901 
total_CMD = 71341 
util_bw = 635 
Wasted_Col = 10429 
Wasted_Row = 4890 
Idle = 55387 

BW Util Bottlenecks: 
RCDc_limit = 11167 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5867 
rwq = 0 
CCDLc_limit_alone = 5867 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70493 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 101 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 218 
issued_total_col = 635 
Row_Bus_Util =  0.003056 
CoL_Bus_Util = 0.008901 
Either_Row_CoL_Bus_Util = 0.011887 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005896 
queue_avg = 0.459862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.459862
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70431 n_act=139 n_pre=123 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009223
n_activity=23856 dram_eff=0.02758
bk0: 47a 68679i bk1: 51a 69406i bk2: 43a 69707i bk3: 46a 68675i bk4: 42a 69383i bk5: 43a 69508i bk6: 49a 67160i bk7: 46a 69167i bk8: 43a 68255i bk9: 39a 69510i bk10: 21a 71059i bk11: 22a 70897i bk12: 30a 69906i bk13: 38a 69130i bk14: 52a 69141i bk15: 46a 68706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788754
Row_Buffer_Locality_read = 0.788754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939062
Bank_Level_Parallism_Col = 1.581515
Bank_Level_Parallism_Ready = 1.080547
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405093 

BW Util details:
bwutil = 0.009223 
total_CMD = 71341 
util_bw = 658 
Wasted_Col = 11499 
Wasted_Row = 5287 
Idle = 53897 

BW Util Bottlenecks: 
RCDc_limit = 13291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5884 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70431 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 658 
Row_Bus_Util =  0.003673 
CoL_Bus_Util = 0.009223 
Either_Row_CoL_Bus_Util = 0.012756 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.010989 
queue_avg = 0.453568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.453568
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71341 n_nop=70416 n_act=148 n_pre=132 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009139
n_activity=23989 dram_eff=0.02718
bk0: 47a 68823i bk1: 48a 68418i bk2: 41a 69348i bk3: 36a 69986i bk4: 53a 69095i bk5: 55a 67857i bk6: 56a 66856i bk7: 53a 66792i bk8: 55a 67909i bk9: 56a 68844i bk10: 28a 70748i bk11: 27a 70435i bk12: 18a 71159i bk13: 18a 71160i bk14: 34a 68702i bk15: 27a 69820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773006
Row_Buffer_Locality_read = 0.773006
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.019550
Bank_Level_Parallism_Col = 1.575460
Bank_Level_Parallism_Ready = 1.056749
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416208 

BW Util details:
bwutil = 0.009139 
total_CMD = 71341 
util_bw = 652 
Wasted_Col = 12129 
Wasted_Row = 5122 
Idle = 53438 

BW Util Bottlenecks: 
RCDc_limit = 14163 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6167 
rwq = 0 
CCDLc_limit_alone = 6167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71341 
n_nop = 70416 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 148 
n_pre = 132 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 280 
issued_total_col = 652 
Row_Bus_Util =  0.003925 
CoL_Bus_Util = 0.009139 
Either_Row_CoL_Bus_Util = 0.012966 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007568 
queue_avg = 0.606327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.606327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 58, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 44, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 49, Reservation_fails = 797
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 69, Reservation_fails = 1577
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 40, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1299
L2_total_cache_reservation_fails = 4341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1299
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4341
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12229
Req_Network_injected_packets_per_cycle =       3.2170 
Req_Network_conflicts_per_cycle =       0.9032
Req_Network_conflicts_per_cycle_util =       2.0162
Req_Bank_Level_Parallism =       7.1816
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1379
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2157

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12229
Reply_Network_injected_packets_per_cycle =        3.2170
Reply_Network_conflicts_per_cycle =        1.3004
Reply_Network_conflicts_per_cycle_util =       2.9824
Reply_Bank_Level_Parallism =       7.3783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1578
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0847
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1639917 (inst/sec)
gpgpu_simulation_rate = 3057 (cycle/sec)
gpgpu_silicon_slowdown = 392541x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
