AR fully_connected behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl05 1611151902
EN xnor_popcount NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/xnor_popcount.vhd sub00/vhpl18 1611151879
AR input_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/input_layer.vhd sub00/vhpl33 1611151898
EN fully_connected NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl04 1611151901
AR xnor_popcount behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/xnor_popcount.vhd sub00/vhpl19 1611151880
EN memory10bit_output_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit_output_layer.vhd sub00/vhpl24 1611151877
EN memory3bit NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit.vhd sub00/vhpl26 1611151885
EN memory10bit NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit.vhd sub00/vhpl20 1611151883
AR fully_connected2 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected2.vhd sub00/vhpl35 1611151900
EN output_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl06 1611151903
EN upsample3_64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl02 1611151893
AR zestsc1_host arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl09 1611151906
EN accumulator NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accumulator.vhd sub00/vhpl22 1611151881
AR subsample64to3 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/subsample64to3.vhd sub00/vhpl31 1611151890
AR zestsc1_interfaces arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl13 1611151910
AR memory3bit behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit.vhd sub00/vhpl27 1611151886
EN memory3bit_input_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit_input_layer.vhd sub00/vhpl28 1607970177
EN memory_bram NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory_bram.vhd sub00/vhpl36 1611151887
EN input_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/input_layer.vhd sub00/vhpl32 1611151897
AR output_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl07 1611151904
AR memory_bram behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory_bram.vhd sub00/vhpl37 1611151888
MO memory NULL ipcore_dir/memory.v vlg69/memory.bin 1605657731
AR accelerator arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl15 1611151912
AR zestsc1_sram arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl11 1611151908
AR fifo_buffer rtl /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fifo_buffer.vhd sub00/vhpl39 1611151896
AR accumulator behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accumulator.vhd sub00/vhpl23 1611151882
AR memory10bit behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit.vhd sub00/vhpl21 1611151884
EN zestsc1_host NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl08 1611151905
EN zestsc1_sram NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl10 1611151907
EN upsample1to64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl00 1611151891
EN subsample64to3 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/subsample64to3.vhd sub00/vhpl30 1611151889
AR memory3bit_input_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit_input_layer.vhd sub00/vhpl29 1607970178
EN fully_connected2 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected2.vhd sub00/vhpl34 1611151899
AR upsample1to64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl01 1611151892
AR taste arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl17 1611151914
AR upsample3_64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl03 1611151894
EN taste NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl16 1611151913
AR memory10bit_output_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit_output_layer.vhd sub00/vhpl25 1611151878
EN accelerator NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl14 1611151911
EN fifo_buffer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fifo_buffer.vhd sub00/vhpl38 1611151895
EN zestsc1_interfaces NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl12 1611151909
