// Seed: 4081391365
module module_0 (
    id_1
);
  inout uwire id_1;
  parameter id_2 = -1;
  parameter id_3 = 1;
  assign id_1 = id_1;
  assign id_1 = -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1
    , \id_7 ,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input supply0 id_5
);
  wire id_8, id_9;
  module_0 modCall_1 (\id_7 );
  wire id_10 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4[1'h0 : 1'b0^1'd0]
);
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
endmodule
