Analysis & Synthesis report for ELEX7660-TermProject
Sat Apr 08 13:15:13 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |ELEX7660_TermProject
 18. Source assignments for fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Parameter Settings for User Entity Instance: fft_interface:fft_0
 21. Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller
 22. Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Parameter Settings for User Entity Instance: fft_interface:fft_0|sqrt_int:sqrt_0
 25. Port Connectivity Checks: "fft_interface:fft_0|sqrt_int:sqrt_0"
 26. Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 27. Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller"
 28. Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
 29. Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0"
 30. Port Connectivity Checks: "fft_interface:fft_0"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 33. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 08 13:15:13 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ELEX7660-TermProject                        ;
; Top-level Entity Name           ; ELEX7660_TermProject                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2358                                        ;
; Total pins                      ; 13                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,260                                       ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                      ;
; Top-level entity name                                                           ; ELEX7660_TermProject ; ELEX7660-TermProject ;
; Family name                                                                     ; Cyclone V            ; Cyclone V            ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ELEX7660_TermProject.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv                                              ;             ;
; servo.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/servo.sv                                                             ;             ;
; sqrt_int.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv                                                          ;             ;
; fft_interface.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv                                                     ;             ;
; adcinterface.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv                                                      ;             ;
; fft/synthesis/fft.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v                                                  ; fft         ;
; fft/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v                   ; fft         ;
; fft/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_synchronizer.v                 ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0_opt_twr1.hex                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0_opt_twr1.hex                   ; fft         ;
; fft/synthesis/submodules/auk_dspip_text_pkg.vhd                      ; yes             ; User VHDL File                               ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd                      ; fft         ;
; fft/synthesis/submodules/auk_dspip_math_pkg.vhd                      ; yes             ; User VHDL File                               ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd                      ; fft         ;
; fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                       ; yes             ; User VHDL File                               ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                       ; fft         ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd   ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd   ; fft         ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd ; fft         ;
; fft/synthesis/submodules/auk_dspip_roundsat.vhd                      ; yes             ; User VHDL File                               ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd                      ; fft         ;
; fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd                       ; fft         ;
; fft/synthesis/submodules/altera_fft_mult_add.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd                     ; fft         ;
; fft/synthesis/submodules/altera_fft_single_port_rom.vhd              ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd              ; fft         ;
; fft/synthesis/submodules/counter_module.sv                           ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/counter_module.sv                           ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                 ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                 ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                    ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                   ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd             ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd             ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                    ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd                   ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                  ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd         ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd         ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                  ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd               ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd               ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd                    ; fft         ;
; fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                  ; fft         ;
; fft/synthesis/submodules/fft_fft_ii_0.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv                             ; fft         ;
; scfifo.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                        ;             ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                     ;             ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                      ;             ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                      ;             ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                      ;             ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                      ;             ;
; aglobal181.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                    ;             ;
; db/scfifo_2md1.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_2md1.tdf                                                   ;             ;
; db/a_dpfifo_fv51.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf                                                 ;             ;
; db/altsyncram_ben1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_ben1.tdf                                               ;             ;
; db/cmpr_2l8.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_2l8.tdf                                                      ;             ;
; db/cntr_d2b.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_d2b.tdf                                                      ;             ;
; db/cntr_q27.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_q27.tdf                                                      ;             ;
; db/cntr_e2b.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_e2b.tdf                                                      ;             ;
; lpm_add_sub.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                   ;             ;
; addcore.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                       ;             ;
; look_add.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                      ;             ;
; bypassff.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; alt_stratix_add_sub.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                           ;             ;
; db/add_sub_17j.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_17j.tdf                                                   ;             ;
; db/add_sub_27j.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_27j.tdf                                                   ;             ;
; altera_mult_add.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                               ;             ;
; db/altera_mult_add_hmts.v                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_hmts.v                                            ;             ;
; altera_mult_add_rtl.v                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                             ;             ;
; db/altera_mult_add_imts.v                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_imts.v                                            ;             ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_4i34.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_4i34.tdf                                               ;             ;
; db/scfifo_lnd1.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf                                                   ;             ;
; db/a_dpfifo_t061.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf                                                 ;             ;
; db/altsyncram_5hn1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_5hn1.tdf                                               ;             ;
; db/cmpr_4l8.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_4l8.tdf                                                      ;             ;
; db/cntr_f2b.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_f2b.tdf                                                      ;             ;
; db/cntr_s27.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_s27.tdf                                                      ;             ;
; db/cntr_g2b.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_g2b.tdf                                                      ;             ;
; pzdyqx.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                        ;             ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/sldf3528b4f/alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab ;
; db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab ;
; db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab ;
; db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab ;
; db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1340               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 1366               ;
;     -- 7 input functions                    ; 6                  ;
;     -- 6 input functions                    ; 266                ;
;     -- 5 input functions                    ; 188                ;
;     -- 4 input functions                    ; 91                 ;
;     -- <=3 input functions                  ; 815                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 2358               ;
;                                             ;                    ;
; I/O pins                                    ; 13                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1260               ;
;                                             ;                    ;
; Total DSP Blocks                            ; 8                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 2213               ;
; Total fan-out                               ; 15348              ;
; Average fan-out                             ; 3.98               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |ELEX7660_TermProject                                                                                                                   ; 1366 (1)            ; 2358 (0)                  ; 1260              ; 8          ; 13   ; 0            ; |ELEX7660_TermProject                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; ELEX7660_TermProject                    ; work         ;
;    |fft_interface:fft_0|                                                                                                                ; 960 (222)           ; 2109 (425)                ; 1260              ; 6          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; fft_interface                           ; work         ;
;       |adcinterface:adcinterface_0|                                                                                                     ; 7 (7)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; adcinterface                            ; work         ;
;       |fft:fft_0|                                                                                                                       ; 685 (0)             ; 1540 (0)                  ; 1260              ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; fft                                     ; fft          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                 ; fft          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer               ; fft          ;
;          |fft_fft_ii_0:fft_ii_0|                                                                                                        ; 685 (27)            ; 1537 (0)                  ; 1260              ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; fft_fft_ii_0                            ; fft          ;
;             |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                                            ; 658 (4)             ; 1537 (2)                  ; 1260              ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_top                    ; fft          ;
;                |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                                                   ; 40 (13)             ; 133 (116)                 ; 312               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; auk_dspip_avalon_streaming_block_sink   ; fft          ;
;                   |scfifo:sink_FIFO|                                                                                                    ; 27 (0)              ; 17 (0)                    ; 312               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                                  ; work         ;
;                      |scfifo_2md1:auto_generated|                                                                                       ; 27 (1)              ; 17 (1)                    ; 312               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_2md1                             ; work         ;
;                         |a_dpfifo_fv51:dpfifo|                                                                                          ; 26 (15)             ; 16 (8)                    ; 312               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_fv51                           ; work         ;
;                            |altsyncram_ben1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 312               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|altsyncram_ben1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_ben1                         ; work         ;
;                            |cntr_d2b:rd_ptr_msb|                                                                                        ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_d2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                              ; cntr_d2b                                ; work         ;
;                            |cntr_e2b:wr_ptr|                                                                                            ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_e2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                  ; cntr_e2b                                ; work         ;
;                            |cntr_q27:usedw_counter|                                                                                     ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_q27:usedw_counter                                                                                                                                                                                                                                                                                                                                                           ; cntr_q27                                ; work         ;
;                |auk_dspip_avalon_streaming_block_source:source_control_inst|                                                            ; 52 (5)              ; 29 (1)                    ; 864               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_block_source ; fft          ;
;                   |counter_module:data_count_inst|                                                                                      ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; counter_module                          ; fft          ;
;                   |scfifo:source_FIFO|                                                                                                  ; 37 (0)              ; 24 (0)                    ; 864               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                                  ; work         ;
;                      |scfifo_lnd1:auto_generated|                                                                                       ; 37 (0)              ; 24 (0)                    ; 864               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                              ; scfifo_lnd1                             ; work         ;
;                         |a_dpfifo_t061:dpfifo|                                                                                          ; 37 (20)             ; 24 (10)                   ; 864               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo                                                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_t061                           ; work         ;
;                            |altsyncram_5hn1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 864               ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_5hn1                         ; work         ;
;                            |cntr_f2b:rd_ptr_msb|                                                                                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; cntr_f2b                                ; work         ;
;                            |cntr_g2b:wr_ptr|                                                                                            ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; cntr_g2b                                ; work         ;
;                            |cntr_s27:usedw_counter|                                                                                     ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; cntr_s27                                ; work         ;
;                |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                                                 ; 562 (56)            ; 1373 (0)                  ; 84                ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_core                   ; fft          ;
;                   |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                                            ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_enable_control         ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                                               ; 250 (7)             ; 641 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                  ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                           ; 121 (33)            ; 377 (299)                 ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                    ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                             ; work         ;
;                               |add_sub_17j:auto_generated|                                                                              ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                              ; add_sub_17j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                             ; work         ;
;                               |add_sub_17j:auto_generated|                                                                              ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                              ; add_sub_17j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                               |add_sub_17j:auto_generated|                                                                              ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                                  ; add_sub_17j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                               |add_sub_17j:auto_generated|                                                                              ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated                                                                                                                                                                                                                                  ; add_sub_17j                             ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 26 (23)             ; 18 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control             ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                        ; 122 (29)            ; 260 (187)                 ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_bfii                   ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                           ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                      ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                           ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                               ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                       ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                               ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 26 (22)             ; 17 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_bf_control             ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                            ; auk_dspip_r22sdf_counter                ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                                               ; 169 (8)             ; 643 (4)                   ; 0                 ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_stage                  ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                           ; 88 (0)              ; 193 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_bfi                    ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                              ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 16 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                         ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                              ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                                  ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_addsub                 ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 17 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                                  ; add_sub_27j                             ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 22 (21)             ; 12 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_bf_control             ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                               ; 73 (2)              ; 446 (173)                 ; 0                 ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_cma                    ; fft          ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                                         ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                     ; fft          ;
;                            |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                 ; fft          ;
;                               |altera_mult_add:mult_add_inst|                                                                           ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                         ; work         ;
;                                  |altera_mult_add_imts:auto_generated|                                                                  ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated                                                                                                                                    ; altera_mult_add_imts                    ; work         ;
;                                     |altera_mult_add_rtl:altera_mult_add_rtl1|                                                          ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                     ; work         ;
;                                        |ama_adder_function:final_adder_block|                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                      ; work         ;
;                                        |ama_data_split_reg_ext_function:dataa_split|                                                    ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function         ; work         ;
;                                           |ama_register_function:data_register_block_0|                                                 ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; ama_register_function                   ; work         ;
;                                           |ama_register_function:data_register_block_1|                                                 ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; ama_register_function                   ; work         ;
;                                        |ama_data_split_reg_ext_function:datab_split|                                                    ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function         ; work         ;
;                                           |ama_register_function:data_register_block_0|                                                 ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; ama_register_function                   ; work         ;
;                                           |ama_register_function:data_register_block_1|                                                 ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; ama_register_function                   ; work         ;
;                                        |ama_register_function:output_reg_block|                                                         ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                   ; work         ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                                         ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                                                                                                                                  ; altera_fft_mult_add                     ; fft          ;
;                            |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                      ; altera_fft_mult_add_new                 ; fft          ;
;                               |altera_mult_add:mult_add_inst|                                                                           ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                        ; altera_mult_add                         ; work         ;
;                                  |altera_mult_add_hmts:auto_generated|                                                                  ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated                                                                                                                                    ; altera_mult_add_hmts                    ; work         ;
;                                     |altera_mult_add_rtl:altera_mult_add_rtl1|                                                          ; 0 (0)               ; 84 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                           ; altera_mult_add_rtl                     ; work         ;
;                                        |ama_adder_function:final_adder_block|                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; ama_adder_function                      ; work         ;
;                                        |ama_data_split_reg_ext_function:dataa_split|                                                    ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                               ; ama_data_split_reg_ext_function         ; work         ;
;                                           |ama_latency_function:data0_pipeline_reg_block|                                               ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                    ; work         ;
;                                           |ama_latency_function:data1_pipeline_reg_block|                                               ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                    ; work         ;
;                                        |ama_data_split_reg_ext_function:datab_split|                                                    ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                               ; ama_data_split_reg_ext_function         ; work         ;
;                                           |ama_latency_function:data0_pipeline_reg_block|                                               ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; ama_latency_function                    ; work         ;
;                                           |ama_latency_function:data1_pipeline_reg_block|                                               ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; ama_latency_function                    ; work         ;
;                                        |ama_register_function:output_reg_block|                                                         ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; ama_register_function                   ; work         ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_counter                ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                                             ; 34 (34)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                      ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                                             ; 33 (33)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                                                                                                                      ; auk_dspip_roundsat                      ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|                          ; 2 (2)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_stg_pipe               ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|                               ; 83 (70)             ; 54 (43)                   ; 84                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                           ; auk_dspip_r22sdf_twrom                  ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                          ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                              ; work         ;
;                            |altsyncram_4i34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4i34:auto_generated                                                                                                                                                                                                          ; altsyncram_4i34                         ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                          ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                   ; altera_fft_single_port_rom              ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                         ; altsyncram                              ; work         ;
;                            |altsyncram_4i34:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4i34:auto_generated                                                                                                                                                                                                          ; altsyncram_4i34                         ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                          ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                          ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                          ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                   ; counter_module                          ; fft          ;
;       |sqrt_int:sqrt_0|                                                                                                                 ; 46 (46)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sqrt_int                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx                                  ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pzdyqx_impl                             ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; GHVD5181                                ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LQYT7093                                ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; KIFI3548                                ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LQYT7093                                ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PUDL0439                                ; work         ;
;    |servo:servo_0|                                                                                                                      ; 131 (131)           ; 66 (66)                   ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; servo                                   ; work         ;
;    |servo:servo_1|                                                                                                                      ; 92 (92)             ; 34 (34)                   ; 0                 ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; servo                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (57)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                          ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                  ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                ; sld_shadow_jsm                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------+
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|altsyncram_ben1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 39           ; 8            ; 39           ; 312  ; None                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 28           ; 32           ; 28           ; 896  ; None                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4i34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 14           ; --           ; --           ; 42   ; fft_fft_ii_0_opt_twr1.hex ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4i34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 14           ; --           ; --           ; 42   ; fft_fft_ii_0_opt_twr1.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 4           ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+-------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed      ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                  ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed      ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                              ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed      ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                    ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed      ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                  ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed      ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                    ;                 ;
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A           ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0                                                                                                                                                                                                                                                                                                                                                                        ; fft.qsys        ;
; Altera ; altera_fft_ii           ; 18.1    ; N/A          ; N/A           ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                  ; fft.qsys        ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                            ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                          ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                 ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                     ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                             ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                             ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                          ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT                ; N/A     ; N/A          ; OpenCore Plus ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                        ;                 ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A           ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; fft.qsys        ;
+--------+-------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                               ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_interface:fft_0|sample_count[0..4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[0..4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[7][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[6][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[5][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[4][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[3][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[2][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[1][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft_result[0][32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[14..27]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[14..27]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,1]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                                                                                                                                                                                                                                                                                               ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                            ;
; fft_interface:fft_0|sink_data[0..2,4,31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|sink_data[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[13]                                                                                                                                                                                                                                                                  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[13]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10] ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]  ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[36]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; servo:servo_1|count500[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with servo:servo_0|count500[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; servo:servo_1|count500[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; servo:servo_1|count500[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with servo:servo_0|count500[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[1,3]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[12,13]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_inverse_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[1,3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[13,30,31,33,38]                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                                                                                                                                                                                                                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][15]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][14]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][15]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][14]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[13]                                                                                                                                                                                                                                                                  ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB                                                                                                                                                                                                                                                                          ;
; fft_interface:fft_0|sqrt_int:sqrt_0|x[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with fft_interface:fft_0|sqrt_int:sqrt_0|x[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[1]                                                                                                                                                                                                                                                                                                ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][15]                                                                                                                                                                                                                                                                                                                 ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][14]                                                                                                                                                                                                                                                                                                                 ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][15]                                                                                                                                                                                                                                                                                                                 ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][14]                                                                                                                                                                                                                                                                                                                 ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][15]                                                                                                                                                                                                                                                                                                                 ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][14]                                                                                                                                                                                                                                                                                                                 ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][15]                                                                                                                                                                                                                                                                                                                 ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][14]                                                                                                                                                                                                                                                                                                                 ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][14]                                                                                                                                                                                                                                                                                                                    ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][13]                                                                                                                                                                                                                                                                                                                    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1,2]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|sink_data[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|sqrt_int:sqrt_0|x[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|dffe_af                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[35]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 254                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[0]                                                                                                                                                                                                                                                            ; Stuck at GND              ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[2],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                   ;                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[3],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                   ;                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[4]                                                                                                                                                                                                                                                                ;
; fft_interface:fft_0|sink_data[32]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_blk_reg[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[12],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                   ;                           ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|prev_blk[0]                                                                                                                                                   ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0] ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0], ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                              ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[14]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[14]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[15]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[15]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[16]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[16]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[17]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[17]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[18]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[18]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[19]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[19]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[20]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[20]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[21]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[21]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[22]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[22]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[23]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[23]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[24]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[24]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[25]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[25]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[26]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[26]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_reg[27]                                                                                                                                           ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|sink_fifo_data[27]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|dffe_af                                                                                              ; Stuck at GND              ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2358  ;
; Number of registers using Synchronous Clear  ; 1177  ;
; Number of registers using Synchronous Load   ; 255   ;
; Number of registers using Asynchronous Clear ; 874   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2053  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[0]                                                                                                                                                                                                                                                                 ; 5       ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[3]                                                                                                                                                                                                                                                                 ; 3       ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[2]                                                                                                                                                                                                                                                                 ; 4       ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]                                                                                                                                                                                                                                                                 ; 5       ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[5]                                                                                                                                                                                                                                                                          ; 1       ;
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 1357    ;
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; fft_interface:fft_0|sqrt_start                                                                                                                                                                                                                                                                                                  ; 104     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |ELEX7660_TermProject|servo:servo_0|timeCount[22]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |ELEX7660_TermProject|servo:servo_1|timeCount[6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ELEX7660_TermProject|servo:servo_0|count500[31]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|servo:servo_0|clk500                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 577 bits  ; 1154 LEs      ; 0 LEs                ; 1154 LEs               ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[0][10]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0|x[3]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0|ac[0]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0|q[28]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|current_sample[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][10]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_valid_s                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[1]                                                                                                                                                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:in_real_d[10]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[2]                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]                                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[14]                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[6]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[1]                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0|ac[31]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 86 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_sop_next                                                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:in_imag_cmm_d[3]                                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[10]                                                                                   ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[8]                                                                                       ;
; 9:1                ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|sink_data[20]                                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[0]                                                                                                              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[6]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[1]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[1]                         ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|out_imag[1]                                                                                                                                                                                                    ;
; 8:1                ; 27 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |ELEX7660_TermProject|fft_interface:fft_0|Mux36                                                                                                                                                                                                                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for Top-level Entity: |ELEX7660_TermProject ;
+-----------------------+-------+------+-------------------------+
; Assignment            ; Value ; From ; To                      ;
+-----------------------+-------+------+-------------------------+
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_CONVST              ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_SCK                 ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_SDI                 ;
+-----------------------+-------+------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_interface:fft_0 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; FS             ; 2000     ; Signed Integer                       ;
; FCLK           ; 50000000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft_interface:fft_0|sqrt_int:sqrt_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0|sqrt_int:sqrt_0"                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; root[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rem          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0|fft:fft_0"                                                                                                                                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_error           ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sink_error[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; sink_data[18..5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; source_ready         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; source_error         ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; source_error[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; source_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; source_data          ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (33 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.          ;
; source_data[4..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_interface:fft_0"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; mag[2..7]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_channel ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2209                        ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 29                          ;
;     ENA               ; 169                         ;
;     ENA CLR           ; 762                         ;
;     ENA CLR SLD       ; 1                           ;
;     ENA SCLR          ; 809                         ;
;     ENA SCLR SLD      ; 208                         ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 106                         ;
;     SLD               ; 4                           ;
;     plain             ; 48                          ;
; arriav_lcell_comb     ; 1186                        ;
;     arith             ; 466                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 203                         ;
;         2 data inputs ; 226                         ;
;         3 data inputs ; 32                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 705                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 134                         ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 154                         ;
;         6 data inputs ; 241                         ;
;     shared            ; 14                          ;
;         3 data inputs ; 14                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 14                          ;
; stratixv_ram_block    ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 1.68                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 19                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 91                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.48                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 08 13:14:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ELEX7660-TermProject -c ELEX7660-TermProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file elex7660_termproject.sv
    Info (12023): Found entity 1: ELEX7660_TermProject File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file servo.sv
    Info (12023): Found entity 1: servo File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/servo.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sqrt_int.sv
    Info (12023): Found entity 1: sqrt_int File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fft_interface.sv
    Info (12023): Found entity 1: fft_interface File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface.sv
    Info (12023): Found entity 1: adcinterface File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: fft File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 15
Info (12127): Elaborating entity "ELEX7660_TermProject" for the top level hierarchy
Warning (10034): Output port "servo_pulse[4..2]" at ELEX7660_TermProject.sv(6) has no driver File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 6
Info (12128): Elaborating entity "fft_interface" for hierarchy "fft_interface:fft_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 23
Warning (10230): Verilog HDL assignment warning at fft_interface.sv(161): truncated value with size 32 to match size of target (4) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 161
Warning (10230): Verilog HDL assignment warning at fft_interface.sv(171): truncated value with size 32 to match size of target (4) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 171
Warning (10240): Verilog HDL Always Construct warning at fft_interface.sv(136): inferring latch(es) for variable "sink_data", which holds its previous value in one or more paths through the always construct File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Warning (10230): Verilog HDL assignment warning at fft_interface.sv(203): truncated value with size 32 to match size of target (3) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 203
Warning (10230): Verilog HDL assignment warning at fft_interface.sv(244): truncated value with size 32 to match size of target (3) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 244
Info (10041): Inferred latch for "sink_data[5]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[6]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[7]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[8]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[9]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[10]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[11]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[12]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[13]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[14]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[15]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[16]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[17]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (10041): Inferred latch for "sink_data[18]" at fft_interface.sv(136) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 136
Info (12128): Elaborating entity "adcinterface" for hierarchy "fft_interface:fft_0|adcinterface:adcinterface_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 37
Warning (10230): Verilog HDL assignment warning at adcinterface.sv(31): truncated value with size 32 to match size of target (4) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/adcinterface.sv Line: 31
Info (12128): Elaborating entity "fft" for hierarchy "fft_interface:fft_0|fft:fft_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 70
Info (12128): Elaborating entity "fft_fft_ii_0" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v Line: 48
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 73
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 299
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2md1.tdf
    Info (12023): Found entity 1: scfifo_2md1 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_2md1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_2md1" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_fv51.tdf
    Info (12023): Found entity 1: a_dpfifo_fv51 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_fv51" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_2md1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ben1.tdf
    Info (12023): Found entity 1: altsyncram_ben1 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_ben1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ben1" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|altsyncram_ben1:FIFOram" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 52
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cmpr_2l8:two_comparison" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf
    Info (12023): Found entity 1: cntr_d2b File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_d2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_d2b" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_d2b:rd_ptr_msb" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf
    Info (12023): Found entity 1: cntr_q27 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_q27.tdf Line: 25
Info (12128): Elaborating entity "cntr_q27" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_q27:usedw_counter" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf
    Info (12023): Found entity 1: cntr_e2b File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_e2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_e2b" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_2md1:auto_generated|a_dpfifo_fv51:dpfifo|cntr_e2b:wr_ptr" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_fv51.tdf Line: 56
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 416
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 330
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 477
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_17j.tdf
    Info (12023): Found entity 1: add_sub_17j File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_17j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_17j" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_17j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 115
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 866
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 449
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_27j.tdf
    Info (12023): Found entity 1: add_sub_27j File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/add_sub_27j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_27j" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 572
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 915
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 490
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 410
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 593
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1386
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 92
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_hmts.v
    Info (12023): Found entity 1: altera_mult_add_hmts File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_hmts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_hmts" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_hmts.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2017
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hmts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1408
Info (12128): Elaborating entity "altera_fft_mult_add_new" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 92
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_imts.v
    Info (12023): Found entity 1: altera_mult_add_imts File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_imts.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_imts" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altera_mult_add_imts.v Line: 116
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_imts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 1439
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 730
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 603
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 810
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 461
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "counter_module" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 280
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4i34.tdf
    Info (12023): Found entity 1: altsyncram_4i34 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_4i34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4i34" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4i34:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 495
Info (12128): Elaborating entity "scfifo" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_lnd1.tdf
    Info (12023): Found entity 1: scfifo_lnd1 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_lnd1" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t061.tdf
    Info (12023): Found entity 1: a_dpfifo_t061 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t061" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/scfifo_lnd1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf
    Info (12023): Found entity 1: altsyncram_5hn1 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_5hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5hn1" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cmpr_4l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cmpr_4l8:almost_full_comparer" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 52
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cmpr_4l8:two_comparison" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf
    Info (12023): Found entity 1: cntr_f2b File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_f2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_f2b" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_f2b:rd_ptr_msb" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf
    Info (12023): Found entity 1: cntr_s27 File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_s27.tdf Line: 25
Info (12128): Elaborating entity "cntr_s27" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_s27:usedw_counter" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf
    Info (12023): Found entity 1: cntr_g2b File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/cntr_g2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_g2b" for hierarchy "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|cntr_g2b:wr_ptr" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/a_dpfifo_t061.tdf Line: 56
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/fft.v Line: 111
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sqrt_int" for hierarchy "fft_interface:fft_0|sqrt_int:sqrt_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/fft_interface.sv Line: 92
Warning (10230): Verilog HDL assignment warning at sqrt_int.sv(51): truncated value with size 32 to match size of target (4) File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/sqrt_int.sv Line: 51
Info (12128): Elaborating entity "servo" for hierarchy "servo:servo_0" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 30
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.08.13:14:51 Progress: Loading sldf3528b4f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/ip/sldf3528b4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_lnd1:auto_generated|a_dpfifo_t061:dpfifo|altsyncram_5hn1:FIFOram|q_b[14]" File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/altsyncram_5hn1.tdf Line: 487
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "FFT/IFFT" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag  will go low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "servo_pulse[2]" is stuck at GND File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 6
    Warning (13410): Pin "servo_pulse[3]" is stuck at GND File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 6
    Warning (13410): Pin "servo_pulse[4]" is stuck at GND File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 6
    Warning (13410): Pin "test_pin2" is stuck at VCC File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/ELEX7660_TermProject.sv Line: 8
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3076 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 2956 logic cells
    Info (21064): Implemented 94 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4975 megabytes
    Info: Processing ended: Sat Apr 08 13:15:13 2023
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:47


