Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 10 18:38:53 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file SPECTRE_MK0_control_sets_placed.rpt
| Design       : SPECTRE_MK0
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            3 |
|      5 |            2 |
|      6 |            3 |
|      7 |            1 |
|      8 |            3 |
|     10 |            2 |
|     11 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           20 |
| Yes          | No                    | No                     |              59 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | nolabel_line73/p_0_out__0[2]                                 |                                                 |                1 |              1 |
|  CLK_IBUF_BUFG |                                                              | nolabel_line40/Q[9]                             |                1 |              1 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/sel                                     | nolabel_line40/accel/Reset_Cnt_Num_Reads        |                1 |              4 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | SW_IBUF[13]                                     |                2 |              4 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/Cmd_Reg[0]_0                            | nolabel_line40/accel/Cmd_Reg[0][6]_i_1_n_0      |                1 |              4 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/Cmd_Reg[1][6]_i_2_n_0                   | nolabel_line40/accel/Cmd_Reg[1]0_in[7]          |                2 |              5 |
|  CLK_IBUF_BUFG | nolabel_line73/FSM_onehot_state_reg[2]_0                     |                                                 |                2 |              5 |
|  CLK_IBUF_BUFG |                                                              | SW_IBUF[13]                                     |                3 |              6 |
|  CLK_IBUF_BUFG |                                                              | nolabel_line40/accel/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/Cmd_Reg[2]_1                            | nolabel_line40/accel/Cmd_Reg[2][7]              |                1 |              6 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/Shift_Cmd_Reg                           | SW_IBUF[13]                                     |                1 |              7 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/SPI_Interface/DONE_1_i_1_n_0            |                                                 |                1 |              8 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                                 |                1 |              8 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/SPI_Interface/SHIFT_TICK_IN             |                                                 |                1 |              8 |
|  CLK_IBUF_BUFG |                                                              | nolabel_line40/accel/Cnt_SS_Inactive0           |                3 |             10 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/StC_Adxl_Ctrl[3]                        | SW_IBUF[13]                                     |                3 |             10 |
|  CLK_IBUF_BUFG | nolabel_line73/E[0]                                          |                                                 |                3 |             11 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/sel                                     | nolabel_line40/accel/ACCEL_X_SUM0               |                4 |             16 |
|  CLK_IBUF_BUFG |                                                              | nolabel_line40/accel/Reset_Sample_Rate_Div      |                4 |             17 |
|  CLK_IBUF_BUFG |                                                              | SPECTRE_SERVO/counter[21]_i_1_n_0               |                7 |             22 |
|  CLK_IBUF_BUFG | nolabel_line40/accel/SPI_Interface/Shift_Data_Reg            |                                                 |                4 |             26 |
|  CLK_IBUF_BUFG |                                                              |                                                 |               18 |             45 |
+----------------+--------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


