INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_9
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_9_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_9_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_9_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/sim/singlePortBlock18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePortBlock18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/dualPortBlock18/sim/dualPortBlock18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualPortBlock18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/DualPortBlock16/sim/DualPortBlock16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortBlock16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/dualPortBlockAXI18/sim/dualPortBlockAXI18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualPortBlockAXI18
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/memoryShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryShift
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/programBlock16/sim/programBlock16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programBlock16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/thread_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thread_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sim_1/new/thread_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thread_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/tb/core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_tb
