Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 13 01:39:18 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.444        0.000                      0                   92        0.214        0.000                      0                   92        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.444        0.000                      0                   92        0.214        0.000                      0                   92        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.605ns (32.123%)  route 3.391ns (67.877%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.586    10.082    db1s/bounce_counter/s_count_rst
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.526    db1s/bounce_counter/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.605ns (32.123%)  route 3.391ns (67.877%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.586    10.082    db1s/bounce_counter/s_count_rst
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.526    db1s/bounce_counter/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.605ns (32.123%)  route 3.391ns (67.877%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.586    10.082    db1s/bounce_counter/s_count_rst
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    14.526    db1s/bounce_counter/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.605ns (32.102%)  route 3.395ns (67.898%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.589    10.085    db1s/bounce_counter/s_count_rst
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDRE (Setup_fdre_C_R)       -0.429    14.583    db1s/bounce_counter/s_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.605ns (32.102%)  route 3.395ns (67.898%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.589    10.085    db1s/bounce_counter/s_count_rst
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDRE (Setup_fdre_C_R)       -0.429    14.583    db1s/bounce_counter/s_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.605ns (33.454%)  route 3.193ns (66.546%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.387     9.883    db1s/bounce_counter/s_count_rst
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    db1s/bounce_counter/s_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.605ns (33.454%)  route 3.193ns (66.546%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.387     9.883    db1s/bounce_counter/s_count_rst
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    db1s/bounce_counter/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.605ns (33.454%)  route 3.193ns (66.546%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=12, routed)          1.315     6.879    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.317     7.196 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_5/O
                         net (fo=1, routed)           0.452     7.648    db1s/bounce_counter/FSM_sequential_PS[0]_i_5_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I3_O)        0.328     7.976 f  db1s/bounce_counter/FSM_sequential_PS[0]_i_4/O
                         net (fo=3, routed)           0.631     8.607    db1s/bounce_counter/FSM_sequential_PS[0]_i_4_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.150     8.757 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.407     9.164    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.332     9.496 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.387     9.883    db1s/bounce_counter/s_count_rst
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.445    14.786    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    14.582    db1s/bounce_counter/s_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.496%)  route 3.503ns (76.504%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  msseg1/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.217    msseg1/my_clk/div_cnt[16]
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.643    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.767 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.574     7.342    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.466 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.479    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.654    msseg1/my_clk/tmp_clk
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    msseg1/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 1.076ns (23.496%)  route 3.503ns (76.504%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.553     5.074    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  msseg1/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.217    msseg1/my_clk/div_cnt[16]
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.341 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.643    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.767 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.574     7.342    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.466 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.479    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X32Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.051     9.654    msseg1/my_clk/tmp_clk
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDRE (Setup_fdre_C_R)       -0.429    14.590    msseg1/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.729%)  route 0.120ns (39.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  db1s/bounce_counter/s_count_reg[6]/Q
                         net (fo=4, routed)           0.120     1.706    db1s/bounce_counter/s_count_reg__0[6]
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.751 r  db1s/bounce_counter/s_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.751    db1s/bounce_counter/plusOp[6]
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.092     1.537    db1s/bounce_counter/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.404%)  route 0.155ns (42.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.562     1.445    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  db1s/bounce_counter/s_count_reg[2]/Q
                         net (fo=7, routed)           0.155     1.764    db1s/bounce_counter/s_count_reg__0[2]
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  db1s/bounce_counter/s_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    db1s/bounce_counter/plusOp[5]
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.831     1.958    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.092     1.572    db1s/bounce_counter/s_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db1s/bounce_counter/s_count_reg[3]/Q
                         net (fo=11, routed)          0.180     1.768    db1s/bounce_counter/s_count_reg__0[3]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.042     1.810 r  db1s/bounce_counter/s_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    db1s/bounce_counter/plusOp[4]
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.107     1.553    db1s/bounce_counter/s_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.555     1.438    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  msseg1/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.698    msseg1/my_clk/div_cnt[16]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  msseg1/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.806    msseg1/my_clk/div_cnt0_carry__2_n_4
    SLICE_X33Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.822     1.949    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  msseg1/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    msseg1/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.554     1.437    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  msseg1/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.119     1.697    msseg1/my_clk/div_cnt[20]
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  msseg1/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.805    msseg1/my_clk/div_cnt0_carry__3_n_4
    SLICE_X33Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.821     1.948    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  msseg1/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    msseg1/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.557     1.440    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  msseg1/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.700    msseg1/my_clk/div_cnt[8]
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  msseg1/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.808    msseg1/my_clk/div_cnt0_carry__0_n_4
    SLICE_X33Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.824     1.951    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  msseg1/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    msseg1/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.556     1.439    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  msseg1/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.699    msseg1/my_clk/div_cnt[12]
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  msseg1/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.807    msseg1/my_clk/div_cnt0_carry__1_n_4
    SLICE_X33Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.823     1.950    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  msseg1/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    msseg1/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.553     1.436    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  msseg1/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.119     1.696    msseg1/my_clk/div_cnt[28]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  msseg1/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.804    msseg1/my_clk/div_cnt0_carry__5_n_4
    SLICE_X33Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.819     1.946    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    msseg1/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.553     1.436    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  msseg1/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.696    msseg1/my_clk/div_cnt[24]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  msseg1/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.804    msseg1/my_clk/div_cnt0_carry__4_n_4
    SLICE_X33Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.820     1.947    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    msseg1/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.558     1.441    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  msseg1/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.702    msseg1/my_clk/div_cnt[4]
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  msseg1/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.810    msseg1/my_clk/div_cnt0_carry_n_4
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.825     1.952    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  msseg1/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    msseg1/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y19   msseg1/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y20   msseg1/my_clk/div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y20   msseg1/my_clk/div_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y20   msseg1/my_clk/div_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   msseg1/my_clk/div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y20   msseg1/my_clk/div_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y21   msseg1/my_clk/div_cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y21   msseg1/my_clk/div_cnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y21   msseg1/my_clk/div_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    db1s/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    db1s/FSM_sequential_PS_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   db1s/bounce_counter/s_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   db1s/bounce_counter/s_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   db1s/bounce_counter/s_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    db1s/bounce_counter/s_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    db1s/bounce_counter/s_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    db1s/bounce_counter/s_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    db1s/bounce_counter/s_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    db1s/bounce_counter/s_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   msseg1/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   msseg1/my_clk/div_cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   msseg1/my_clk/div_cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   msseg1/my_clk/div_cnt_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   msseg1/my_clk/div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   msseg1/my_clk/div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   msseg1/my_clk/div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   msseg1/my_clk/div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y17   msseg1/my_clk/div_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y17   msseg1/my_clk/div_cnt_reg[6]/C



