// Seed: 4123284584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_28 = 1;
  assign id_23 = id_19;
  wire id_29;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    input wor id_3,
    output tri1 id_4,
    output tri1 id_5
    , id_11,
    output supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output logic id_9
);
  wire id_12;
  module_0(
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12,
      id_11,
      id_12
  );
  always id_9 <= #1 id_8 - 1'b0;
endmodule
