#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 30 20:42:06 2022
# Process ID: 100405
# Current directory: /home/bruna/sv_ks_project
# Command line: vivado
# Log file: /home/bruna/sv_ks_project/vivado.log
# Journal file: /home/bruna/sv_ks_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bruna/sv_ks_project/ks_vivado/ks_vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 7327.352 ; gain = 44.066 ; free physical = 166 ; free virtual = 33970
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_k_and_s_behav -key {Behavioral:sim_1:Functional:tb_k_and_s} -tclbatch {tb_k_and_s.tcl} -view {/home/bruna/sv_ks_project/sim/k_and_s_simulation.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/bruna/sv_ks_project/sim/k_and_s_simulation.wcfg
source tb_k_and_s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 8100
[[ RAM ]]  2 8100
[[ RAM ]]  3 a20d
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0001
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 8100
[[ RAM ]]  2 8100
[[ RAM ]]  3 A20D
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0001
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_k_and_s_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 7473.191 ; gain = 108.824 ; free physical = 167 ; free virtual = 33918
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruna/sv_ks_project/src/k_and_s_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruna/sv_ks_project/src/control_unit.sv" into library work
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruna/sv_ks_project/src/data_path.sv" into library work
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bruna/sv_ks_project/src/k_and_s.sv" into library work
INFO: [VRFC 10-311] analyzing module k_and_s
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module work.data_path
Compiling module work.control_unit
Compiling module work.k_and_s
Compiling architecture behavioral of entity work.ram_model [\ram_model(1,11)(1,7)\]
Compiling package work.k_and_s_pkg
Compiling architecture behavior of entity work.tb_k_and_s
Built simulation snapshot tb_k_and_s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 8100
[[ RAM ]]  2 8100
[[ RAM ]]  3 020d
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0001
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 8100
[[ RAM ]]  2 8100
[[ RAM ]]  3 020D
[[ RAM ]]  4 0000
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0001
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7481.457 ; gain = 8.266 ; free physical = 194 ; free virtual = 33750
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 814b
[[ RAM ]]  2 812c
[[ RAM ]]  3 a238
[[ RAM ]]  4 030d
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0003
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 814B
[[ RAM ]]  2 812C
[[ RAM ]]  3 A238
[[ RAM ]]  4 030D
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 0001
[[ RAM ]] 12 0003
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7481.457 ; gain = 0.000 ; free physical = 184 ; free virtual = 33698
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
[[ RAM ]]Reading File : program.hex
[[ RAM ]] ;  Programa de Teste 1 - STORE
[[ RAM ]] ;  Autor Bruna e Julia
[[ TBT ]] Asking memory to load data
[[ TBT ]] Waiting memory loading process
[[ RAM ]]  0 0000
[[ RAM ]]  1 814b
[[ RAM ]]  2 812c
[[ RAM ]]  3 a239
[[ RAM ]]  4 050d
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 ffff
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 f2d4
[[ RAM ]] 12 d303
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
[[ RAM ]]File Loaded - releasing memory
[[ TBT ]] Memory load is finished, releasing Reset in next cycle
[[ TBT ]] Reset is de-asserted. K and S processor must start now
[[ TBT ]] Testbench is waiting HALT signal
[[ TBT ]] K and S is HALTED!!!
[[ TBT ]] Asking memory to dump data
[[ TBT ]] Waiting memory dumping process


[[ RAM ]]Dumping RAM to File : ram.hex
[[ RAM ]]  0 0000
[[ RAM ]]  1 814B
[[ RAM ]]  2 812C
[[ RAM ]]  3 A239
[[ RAM ]]  4 050D
[[ RAM ]]  5 0000
[[ RAM ]]  6 0000
[[ RAM ]]  7 FFFF
[[ RAM ]]  8 0000
[[ RAM ]]  9 0000
[[ RAM ]] 10 0000
[[ RAM ]] 11 F2D4
[[ RAM ]] 12 D303
[[ RAM ]] 13 0212
[[ RAM ]] 14 0000
[[ RAM ]] 15 0000
[[ RAM ]] 16 0000
[[ RAM ]] 17 0000
[[ RAM ]] 18 0000
[[ RAM ]] 19 0000
[[ RAM ]] 20 0000
[[ RAM ]] 21 0000
[[ RAM ]] 22 0000
[[ RAM ]] 23 0000
[[ RAM ]] 24 0000
[[ RAM ]] 25 0000
[[ RAM ]] 26 0000
[[ RAM ]] 27 0000
[[ RAM ]] 28 0000
[[ RAM ]] 29 0000
[[ RAM ]] 30 0000
[[ RAM ]] 31 0000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7481.457 ; gain = 0.000 ; free physical = 184 ; free virtual = 33620
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_k_and_s' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim/program.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_k_and_s_vlog.prj
xvhdl --incr --relax -prj tb_k_and_s_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bruna/sv_ks_project/ks_vivado/ks_vivado.sim/sim_1/behav/xsim'
xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 598dec840de44d7fa6da4e01e0e3bba2 --incr --debug typical --relax --mt 8 -L work -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_k_and_s_behav work.tb_k_and_s work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
