###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        84611   # Number of WRITE/WRITEP commands
num_reads_done                 =       369557   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       313408   # Number of read row buffer hits
num_read_cmds                  =       369557   # Number of READ/READP commands
num_writes_done                =        84611   # Number of read requests issued
num_write_row_hits             =        54902   # Number of write row buffer hits
num_act_cmds                   =        86050   # Number of ACT commands
num_pre_cmds                   =        86027   # Number of PRE commands
num_ondemand_pres              =        63715   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9312693   # Cyles of rank active rank.0
rank_active_cycles.1           =      8972340   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       687307   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1027660   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       417773   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1538   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          594   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          979   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1172   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          340   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          229   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          465   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          876   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1309   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28893   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          287   # Write cmd latency (cycles)
write_latency[40-59]           =          476   # Write cmd latency (cycles)
write_latency[60-79]           =         1318   # Write cmd latency (cycles)
write_latency[80-99]           =         2832   # Write cmd latency (cycles)
write_latency[100-119]         =         3833   # Write cmd latency (cycles)
write_latency[120-139]         =         6216   # Write cmd latency (cycles)
write_latency[140-159]         =         6387   # Write cmd latency (cycles)
write_latency[160-179]         =         6311   # Write cmd latency (cycles)
write_latency[180-199]         =         5621   # Write cmd latency (cycles)
write_latency[200-]            =        51323   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       189010   # Read request latency (cycles)
read_latency[40-59]            =        63384   # Read request latency (cycles)
read_latency[60-79]            =        43322   # Read request latency (cycles)
read_latency[80-99]            =        12767   # Read request latency (cycles)
read_latency[100-119]          =         8691   # Read request latency (cycles)
read_latency[120-139]          =         6779   # Read request latency (cycles)
read_latency[140-159]          =         4642   # Read request latency (cycles)
read_latency[160-179]          =         3800   # Read request latency (cycles)
read_latency[180-199]          =         3146   # Read request latency (cycles)
read_latency[200-]             =        34016   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.22378e+08   # Write energy
read_energy                    =  1.49005e+09   # Read energy
act_energy                     =  2.35433e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.29907e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.93277e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81112e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59874e+09   # Active standby energy rank.1
average_read_latency           =      85.0141   # Average read request latency (cycles)
average_interarrival           =      22.0178   # Average request interarrival latency (cycles)
total_energy                   =  1.50856e+10   # Total energy (pJ)
average_power                  =      1508.56   # Average power (mW)
average_bandwidth              =      3.87557   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        71652   # Number of WRITE/WRITEP commands
num_reads_done                 =       353743   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       310004   # Number of read row buffer hits
num_read_cmds                  =       353743   # Number of READ/READP commands
num_writes_done                =        71657   # Number of read requests issued
num_write_row_hits             =        54449   # Number of write row buffer hits
num_act_cmds                   =        61056   # Number of ACT commands
num_pre_cmds                   =        61034   # Number of PRE commands
num_ondemand_pres              =        40834   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9153363   # Cyles of rank active rank.0
rank_active_cycles.1           =      9081483   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       846637   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       918517   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       387649   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2847   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          651   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1001   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1170   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          355   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          228   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          472   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          851   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1320   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28856   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          273   # Write cmd latency (cycles)
write_latency[40-59]           =          896   # Write cmd latency (cycles)
write_latency[60-79]           =         2230   # Write cmd latency (cycles)
write_latency[80-99]           =         4013   # Write cmd latency (cycles)
write_latency[100-119]         =         4806   # Write cmd latency (cycles)
write_latency[120-139]         =         5158   # Write cmd latency (cycles)
write_latency[140-159]         =         4330   # Write cmd latency (cycles)
write_latency[160-179]         =         4003   # Write cmd latency (cycles)
write_latency[180-199]         =         3583   # Write cmd latency (cycles)
write_latency[200-]            =        42351   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       198627   # Read request latency (cycles)
read_latency[40-59]            =        61834   # Read request latency (cycles)
read_latency[60-79]            =        37070   # Read request latency (cycles)
read_latency[80-99]            =        11179   # Read request latency (cycles)
read_latency[100-119]          =         7729   # Read request latency (cycles)
read_latency[120-139]          =         6074   # Read request latency (cycles)
read_latency[140-159]          =         3602   # Read request latency (cycles)
read_latency[160-179]          =         2786   # Read request latency (cycles)
read_latency[180-199]          =         2311   # Read request latency (cycles)
read_latency[200-]             =        22531   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.57687e+08   # Write energy
read_energy                    =  1.42629e+09   # Read energy
act_energy                     =  1.67049e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.06386e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.40888e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7117e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66685e+09   # Active standby energy rank.1
average_read_latency           =      68.0084   # Average read request latency (cycles)
average_interarrival           =      23.5067   # Average request interarrival latency (cycles)
total_energy                   =  1.48815e+10   # Total energy (pJ)
average_power                  =      1488.15   # Average power (mW)
average_bandwidth              =      3.63008   # Average bandwidth
