Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul 26 13:29:50 2024
| Host         : DESKTOP-JJFTPAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_processor_timing_summary_routed.rpt -pb top_processor_timing_summary_routed.pb -rpx top_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_processor
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3072)
5. checking no_input_delay (23)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3072)
---------------------------------------------------
 There are 3072 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3104          inf        0.000                      0                 3104           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3104 Endpoints
Min Delay          3104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.060ns  (logic 5.398ns (25.634%)  route 15.661ns (74.366%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.875 r  my_alu/result0_inferred__2/i__carry__2/O[0]
                         net (fo=33, routed)          4.383    18.258    result_OBUF[12]
    V14                  OBUF (Prop_obuf_I_O)         2.802    21.060 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    21.060    result[12]
    V14                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.034ns  (logic 5.954ns (28.306%)  route 15.080ns (71.694%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.982 r  my_alu/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    13.991    my_alu/result0_inferred__2/i__carry__4_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.105 r  my_alu/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.105    my_alu/result0_inferred__2/i__carry__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.434 r  my_alu/result0_inferred__2/i__carry__6/O[3]
                         net (fo=33, routed)          3.793    18.227    result_OBUF[31]
    Y21                  OBUF (Prop_obuf_I_O)         2.807    21.034 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000    21.034    result[31]
    Y21                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.774ns  (logic 5.859ns (28.205%)  route 14.914ns (71.795%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.982 r  my_alu/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    13.991    my_alu/result0_inferred__2/i__carry__4_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.339 r  my_alu/result0_inferred__2/i__carry__5/O[1]
                         net (fo=33, routed)          3.627    17.966    result_OBUF[25]
    AA18                 OBUF (Prop_obuf_I_O)         2.807    20.774 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.774    result[25]
    AA18                                                              r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.681ns  (logic 5.779ns (27.944%)  route 14.902ns (72.056%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.216 r  my_alu/result0_inferred__2/i__carry__4/O[1]
                         net (fo=33, routed)          3.624    17.840    result_OBUF[21]
    Y16                  OBUF (Prop_obuf_I_O)         2.841    20.681 r  result_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.681    result[21]
    Y16                                                               r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.626ns  (logic 5.282ns (25.607%)  route 15.345ns (74.393%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.741 r  my_alu/result0_inferred__2/i__carry__0/O[3]
                         net (fo=33, routed)          4.066    17.807    result_OBUF[7]
    Y15                  OBUF (Prop_obuf_I_O)         2.819    20.626 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.626    result[7]
    Y15                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.558ns  (logic 5.985ns (29.114%)  route 14.573ns (70.886%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.982 r  my_alu/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    13.991    my_alu/result0_inferred__2/i__carry__4_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.105 r  my_alu/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.105    my_alu/result0_inferred__2/i__carry__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.453 r  my_alu/result0_inferred__2/i__carry__6/O[1]
                         net (fo=33, routed)          3.285    17.738    result_OBUF[29]
    AB20                 OBUF (Prop_obuf_I_O)         2.819    20.558 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000    20.558    result[29]
    AB20                                                              r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.467ns  (logic 5.874ns (28.701%)  route 14.593ns (71.299%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.982 r  my_alu/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    13.991    my_alu/result0_inferred__2/i__carry__4_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.105 r  my_alu/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.105    my_alu/result0_inferred__2/i__carry__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.340 r  my_alu/result0_inferred__2/i__carry__6/O[0]
                         net (fo=33, routed)          3.306    17.646    result_OBUF[28]
    Y19                  OBUF (Prop_obuf_I_O)         2.821    20.467 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    20.467    result[28]
    Y19                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.448ns  (logic 5.697ns (27.861%)  route 14.751ns (72.139%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.124 r  my_alu/result0_inferred__2/i__carry__4/O[2]
                         net (fo=33, routed)          3.473    17.597    result_OBUF[22]
    W16                  OBUF (Prop_obuf_I_O)         2.851    20.448 r  result_OBUF[22]_inst/O
                         net (fo=0)                   0.000    20.448    result[22]
    W16                                                               r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.416ns  (logic 5.881ns (28.808%)  route 14.534ns (71.192%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.868 r  my_alu/result0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.868    my_alu/result0_inferred__2/i__carry__3_n_0
    SLICE_X101Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.982 r  my_alu/result0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    13.991    my_alu/result0_inferred__2/i__carry__4_n_0
    SLICE_X101Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.105 r  my_alu/result0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.105    my_alu/result0_inferred__2/i__carry__5_n_0
    SLICE_X101Y26        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.361 r  my_alu/result0_inferred__2/i__carry__6/O[2]
                         net (fo=33, routed)          3.247    17.608    result_OBUF[30]
    AB19                 OBUF (Prop_obuf_I_O)         2.808    20.416 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    20.416    result[30]
    AB19                                                              r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction[16]
                            (input port)
  Destination:            result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.339ns  (logic 5.518ns (27.129%)  route 14.821ns (72.871%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA4                                               0.000     0.000 r  instruction[16] (IN)
                         net (fo=0)                   0.000     0.000    instruction[16]
    AA4                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  instruction_IBUF[16]_inst/O
                         net (fo=256, routed)         9.963    10.927    rf/instruction_IBUF[13]
    SLICE_X96Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.051 r  rf/i__carry_i_59/O
                         net (fo=1, routed)           0.000    11.051    rf/i__carry_i_59_n_0
    SLICE_X96Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    11.292 r  rf/i__carry_i_18/O
                         net (fo=2, routed)           0.438    11.730    rf/i__carry_i_18_n_0
    SLICE_X98Y15         LUT6 (Prop_lut6_I1_O)        0.298    12.028 r  rf/i__carry_i_3/O
                         net (fo=1, routed)           0.877    12.905    my_alu/read_data1[1]
    SLICE_X101Y19        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.412 r  my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.412    my_alu/result0_inferred__2/i__carry_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.526 r  my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.526    my_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.640 r  my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.640    my_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.754 r  my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.754    my_alu/result0_inferred__2/i__carry__2_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.989 r  my_alu/result0_inferred__2/i__carry__3/O[0]
                         net (fo=33, routed)          3.543    17.532    result_OBUF[16]
    AA17                 OBUF (Prop_obuf_I_O)         2.807    20.339 r  result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    20.339    result[16]
    AA17                                                              r  result[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf/regs_reg[0][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.459ns (72.033%)  route 0.178ns (27.967%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDCE                         0.000     0.000 r  rf/regs_reg[0][13]/C
    SLICE_X101Y22        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][13]/Q
                         net (fo=2, routed)           0.064     0.205    rf/regs_reg[0]_31[13]
    SLICE_X100Y22        LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  rf/i__carry__2_i_63/O
                         net (fo=1, routed)           0.000     0.250    rf/i__carry__2_i_63_n_0
    SLICE_X100Y22        MUXF7 (Prop_muxf7_I0_O)      0.073     0.323 r  rf/i__carry__2_i_20/O
                         net (fo=2, routed)           0.000     0.323    rf/i__carry__2_i_20_n_0
    SLICE_X100Y22        MUXF8 (Prop_muxf8_I0_O)      0.022     0.345 r  rf/i__carry__2_i_33/O
                         net (fo=1, routed)           0.114     0.459    rf/i__carry__2_i_33_n_0
    SLICE_X101Y22        LUT6 (Prop_lut6_I0_O)        0.113     0.572 r  rf/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     0.572    my_alu/regs_reg[1][15][1]
    SLICE_X101Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.637 r  my_alu/result0_inferred__2/i__carry__2/O[1]
                         net (fo=33, routed)          0.000     0.637    rf/D[13]
    SLICE_X101Y22        FDCE                                         r  rf/regs_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[16][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.460ns (67.484%)  route 0.222ns (32.516%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y20         FDCE                         0.000     0.000 r  rf/regs_reg[16][10]/C
    SLICE_X99Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[16][10]/Q
                         net (fo=2, routed)           0.091     0.232    rf/regs_reg[16]_15[10]
    SLICE_X98Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  rf/i__carry__1_i_101/O
                         net (fo=1, routed)           0.000     0.277    rf/i__carry__1_i_101_n_0
    SLICE_X98Y20         MUXF7 (Prop_muxf7_I0_O)      0.073     0.350 r  rf/i__carry__1_i_79/O
                         net (fo=1, routed)           0.000     0.350    rf/i__carry__1_i_79_n_0
    SLICE_X98Y20         MUXF8 (Prop_muxf8_I0_O)      0.022     0.372 r  rf/i__carry__1_i_32/O
                         net (fo=1, routed)           0.130     0.503    rf/i__carry__1_i_32_n_0
    SLICE_X101Y21        LUT6 (Prop_lut6_I5_O)        0.113     0.616 r  rf/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     0.616    my_alu/regs_reg[1][11][2]
    SLICE_X101Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.682 r  my_alu/result0_inferred__2/i__carry__1/O[2]
                         net (fo=33, routed)          0.000     0.682    rf/D[10]
    SLICE_X101Y21        FDCE                                         r  rf/regs_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.460ns (65.991%)  route 0.237ns (34.009%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y25        FDCE                         0.000     0.000 r  rf/regs_reg[0][26]/C
    SLICE_X101Y25        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][26]/Q
                         net (fo=2, routed)           0.107     0.248    rf/regs_reg[0]_31[26]
    SLICE_X98Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  rf/i__carry__5_i_97/O
                         net (fo=1, routed)           0.000     0.293    rf/i__carry__5_i_97_n_0
    SLICE_X98Y26         MUXF7 (Prop_muxf7_I0_O)      0.073     0.366 r  rf/i__carry__5_i_77/O
                         net (fo=1, routed)           0.000     0.366    rf/i__carry__5_i_77_n_0
    SLICE_X98Y26         MUXF8 (Prop_muxf8_I0_O)      0.022     0.388 r  rf/i__carry__5_i_31/O
                         net (fo=1, routed)           0.130     0.518    rf/i__carry__5_i_31_n_0
    SLICE_X101Y25        LUT6 (Prop_lut6_I3_O)        0.113     0.631 r  rf/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000     0.631    my_alu/regs_reg[1][27][2]
    SLICE_X101Y25        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.697 r  my_alu/result0_inferred__2/i__carry__5/O[2]
                         net (fo=33, routed)          0.000     0.697    rf/D[26]
    SLICE_X101Y25        FDCE                                         r  rf/regs_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[16][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.493ns (68.985%)  route 0.222ns (31.015%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y20         FDCE                         0.000     0.000 r  rf/regs_reg[16][10]/C
    SLICE_X99Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[16][10]/Q
                         net (fo=2, routed)           0.091     0.232    rf/regs_reg[16]_15[10]
    SLICE_X98Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  rf/i__carry__1_i_101/O
                         net (fo=1, routed)           0.000     0.277    rf/i__carry__1_i_101_n_0
    SLICE_X98Y20         MUXF7 (Prop_muxf7_I0_O)      0.073     0.350 r  rf/i__carry__1_i_79/O
                         net (fo=1, routed)           0.000     0.350    rf/i__carry__1_i_79_n_0
    SLICE_X98Y20         MUXF8 (Prop_muxf8_I0_O)      0.022     0.372 r  rf/i__carry__1_i_32/O
                         net (fo=1, routed)           0.130     0.503    rf/i__carry__1_i_32_n_0
    SLICE_X101Y21        LUT6 (Prop_lut6_I5_O)        0.113     0.616 r  rf/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     0.616    my_alu/regs_reg[1][11][2]
    SLICE_X101Y21        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.715 r  my_alu/result0_inferred__2/i__carry__1/O[3]
                         net (fo=33, routed)          0.000     0.715    rf/D[11]
    SLICE_X101Y21        FDCE                                         r  rf/regs_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.459ns (63.885%)  route 0.259ns (36.115%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y23        FDCE                         0.000     0.000 r  rf/regs_reg[0][17]/C
    SLICE_X101Y23        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][17]/Q
                         net (fo=2, routed)           0.064     0.205    rf/regs_reg[0]_31[17]
    SLICE_X100Y23        LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  rf/i__carry__3_i_105/O
                         net (fo=1, routed)           0.000     0.250    rf/i__carry__3_i_105_n_0
    SLICE_X100Y23        MUXF7 (Prop_muxf7_I0_O)      0.073     0.323 r  rf/i__carry__3_i_81/O
                         net (fo=1, routed)           0.000     0.323    rf/i__carry__3_i_81_n_0
    SLICE_X100Y23        MUXF8 (Prop_muxf8_I0_O)      0.022     0.345 r  rf/i__carry__3_i_35/O
                         net (fo=1, routed)           0.195     0.540    rf/i__carry__3_i_35_n_0
    SLICE_X101Y23        LUT6 (Prop_lut6_I3_O)        0.113     0.653 r  rf/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     0.653    my_alu/regs_reg[1][19][1]
    SLICE_X101Y23        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.718 r  my_alu/result0_inferred__2/i__carry__3/O[1]
                         net (fo=33, routed)          0.000     0.718    rf/D[17]
    SLICE_X101Y23        FDCE                                         r  rf/regs_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.546ns (75.392%)  route 0.178ns (24.608%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDCE                         0.000     0.000 r  rf/regs_reg[0][13]/C
    SLICE_X101Y22        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][13]/Q
                         net (fo=2, routed)           0.064     0.205    rf/regs_reg[0]_31[13]
    SLICE_X100Y22        LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  rf/i__carry__2_i_63/O
                         net (fo=1, routed)           0.000     0.250    rf/i__carry__2_i_63_n_0
    SLICE_X100Y22        MUXF7 (Prop_muxf7_I0_O)      0.073     0.323 r  rf/i__carry__2_i_20/O
                         net (fo=2, routed)           0.000     0.323    rf/i__carry__2_i_20_n_0
    SLICE_X100Y22        MUXF8 (Prop_muxf8_I0_O)      0.022     0.345 r  rf/i__carry__2_i_33/O
                         net (fo=1, routed)           0.114     0.459    rf/i__carry__2_i_33_n_0
    SLICE_X101Y22        LUT6 (Prop_lut6_I0_O)        0.113     0.572 r  rf/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     0.572    my_alu/regs_reg[1][15][1]
    SLICE_X101Y22        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.724 r  my_alu/result0_inferred__2/i__carry__2/O[2]
                         net (fo=33, routed)          0.000     0.724    rf/D[14]
    SLICE_X101Y22        FDCE                                         r  rf/regs_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[10][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.459ns (63.021%)  route 0.269ns (36.979%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDCE                         0.000     0.000 r  rf/regs_reg[0][13]/C
    SLICE_X101Y22        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][13]/Q
                         net (fo=2, routed)           0.064     0.205    rf/regs_reg[0]_31[13]
    SLICE_X100Y22        LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  rf/i__carry__2_i_63/O
                         net (fo=1, routed)           0.000     0.250    rf/i__carry__2_i_63_n_0
    SLICE_X100Y22        MUXF7 (Prop_muxf7_I0_O)      0.073     0.323 r  rf/i__carry__2_i_20/O
                         net (fo=2, routed)           0.000     0.323    rf/i__carry__2_i_20_n_0
    SLICE_X100Y22        MUXF8 (Prop_muxf8_I0_O)      0.022     0.345 r  rf/i__carry__2_i_33/O
                         net (fo=1, routed)           0.114     0.459    rf/i__carry__2_i_33_n_0
    SLICE_X101Y22        LUT6 (Prop_lut6_I0_O)        0.113     0.572 r  rf/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     0.572    my_alu/regs_reg[1][15][1]
    SLICE_X101Y22        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.637 r  my_alu/result0_inferred__2/i__carry__2/O[1]
                         net (fo=33, routed)          0.091     0.728    rf/D[13]
    SLICE_X100Y22        FDCE                                         r  rf/regs_reg[10][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.493ns (67.528%)  route 0.237ns (32.472%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y25        FDCE                         0.000     0.000 r  rf/regs_reg[0][26]/C
    SLICE_X101Y25        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][26]/Q
                         net (fo=2, routed)           0.107     0.248    rf/regs_reg[0]_31[26]
    SLICE_X98Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  rf/i__carry__5_i_97/O
                         net (fo=1, routed)           0.000     0.293    rf/i__carry__5_i_97_n_0
    SLICE_X98Y26         MUXF7 (Prop_muxf7_I0_O)      0.073     0.366 r  rf/i__carry__5_i_77/O
                         net (fo=1, routed)           0.000     0.366    rf/i__carry__5_i_77_n_0
    SLICE_X98Y26         MUXF8 (Prop_muxf8_I0_O)      0.022     0.388 r  rf/i__carry__5_i_31/O
                         net (fo=1, routed)           0.130     0.518    rf/i__carry__5_i_31_n_0
    SLICE_X101Y25        LUT6 (Prop_lut6_I3_O)        0.113     0.631 r  rf/i__carry__5_i_6/O
                         net (fo=1, routed)           0.000     0.631    my_alu/regs_reg[1][27][2]
    SLICE_X101Y25        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.730 r  my_alu/result0_inferred__2/i__carry__5/O[3]
                         net (fo=33, routed)          0.000     0.730    rf/D[27]
    SLICE_X101Y25        FDCE                                         r  rf/regs_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[5][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.465ns (62.916%)  route 0.274ns (37.084%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y16         FDCE                         0.000     0.000 r  rf/regs_reg[5][0]/C
    SLICE_X99Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[5][0]/Q
                         net (fo=2, routed)           0.105     0.246    rf/regs_reg[5]_26[0]
    SLICE_X101Y16        LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  rf/i__carry_i_114/O
                         net (fo=1, routed)           0.000     0.291    rf/i__carry_i_114_n_0
    SLICE_X101Y16        MUXF7 (Prop_muxf7_I1_O)      0.074     0.365 r  rf/i__carry_i_85/O
                         net (fo=1, routed)           0.000     0.365    rf/i__carry_i_85_n_0
    SLICE_X101Y16        MUXF8 (Prop_muxf8_I0_O)      0.023     0.388 r  rf/i__carry_i_39/O
                         net (fo=1, routed)           0.169     0.557    rf/i__carry_i_39_n_0
    SLICE_X101Y19        LUT6 (Prop_lut6_I3_O)        0.112     0.669 r  rf/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.669    my_alu/S[0]
    SLICE_X101Y19        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.739 r  my_alu/result0_inferred__2/i__carry/O[0]
                         net (fo=33, routed)          0.000     0.739    rf/D[0]
    SLICE_X101Y19        FDCE                                         r  rf/regs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf/regs_reg[0][13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/regs_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.566ns (76.054%)  route 0.178ns (23.946%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y22        FDCE                         0.000     0.000 r  rf/regs_reg[0][13]/C
    SLICE_X101Y22        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rf/regs_reg[0][13]/Q
                         net (fo=2, routed)           0.064     0.205    rf/regs_reg[0]_31[13]
    SLICE_X100Y22        LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  rf/i__carry__2_i_63/O
                         net (fo=1, routed)           0.000     0.250    rf/i__carry__2_i_63_n_0
    SLICE_X100Y22        MUXF7 (Prop_muxf7_I0_O)      0.073     0.323 r  rf/i__carry__2_i_20/O
                         net (fo=2, routed)           0.000     0.323    rf/i__carry__2_i_20_n_0
    SLICE_X100Y22        MUXF8 (Prop_muxf8_I0_O)      0.022     0.345 r  rf/i__carry__2_i_33/O
                         net (fo=1, routed)           0.114     0.459    rf/i__carry__2_i_33_n_0
    SLICE_X101Y22        LUT6 (Prop_lut6_I0_O)        0.113     0.572 r  rf/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     0.572    my_alu/regs_reg[1][15][1]
    SLICE_X101Y22        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.744 r  my_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=33, routed)          0.000     0.744    rf/D[15]
    SLICE_X101Y22        FDCE                                         r  rf/regs_reg[0][15]/D
  -------------------------------------------------------------------    -------------------





