0.6
2018.2
Jun 14 2018
20:41:02
G:/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
G:/project_1/project_1.srcs/sources_1/new/half_adder.v,1548348350,verilog,,,,half_adder,,,,,,,,
