{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "shared_clock",
					"strict" : false
				},
				{
					"name" : "LEDR",
					"strict" : false
				},
				{
					"name" : "out[0]",
					"strict" : false
				},
				{
					"name" : "out[1]",
					"strict" : false
				},
				{
					"name" : "out[2]",
					"strict" : false
				},
				{
					"name" : "out[3]",
					"strict" : false
				},
				{
					"name" : "out[4]",
					"strict" : false
				},
				{
					"name" : "out[5]",
					"strict" : false
				},
				{
					"name" : "out[6]",
					"strict" : false
				},
				{
					"name" : "out[7]",
					"strict" : false
				},
				{
					"name" : "source_flag",
					"strict" : false
				},
				{
					"name" : "parity",
					"strict" : false
				},
				{
					"name" : "fpga_clock",
					"strict" : false
				},
				{
					"name" : "listener_flag",
					"strict" : false
				}
			]
		}
	]
}