Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:10:36 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                  476        0.230        0.000                      0                  476        3.000        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.843        0.000                      0                  476        0.230        0.000                      0                  476        3.000        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.208ns (21.320%)  route 4.458ns (78.680%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.943     6.639    s00/s00_write_en
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y55         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.208ns (21.320%)  route 4.458ns (78.680%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.943     6.639    s00/s00_write_en
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y55         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.208ns (21.320%)  route 4.458ns (78.680%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.943     6.639    s00/s00_write_en
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y55         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.208ns (21.320%)  route 4.458ns (78.680%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.943     6.639    s00/s00_write_en
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y55         FDRE                                         r  s00/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y55         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.208ns (21.509%)  route 4.408ns (78.491%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.894     6.589    s00/s00_write_en
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.208ns (21.509%)  route 4.408ns (78.491%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.894     6.589    s00/s00_write_en
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.208ns (21.509%)  route 4.408ns (78.491%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.894     6.589    s00/s00_write_en
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.208ns (21.509%)  route 4.408ns (78.491%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.894     6.589    s00/s00_write_en
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y56         FDRE                                         r  s00/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y56         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.732ns (45.536%)  route 3.268ns (54.464%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         0.793     5.290    fsm3/DI[0]
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.414 r  fsm3/out[3]_i_6__1/O
                         net (fo=1, routed)           0.000     5.414    fsm2/S[0]
    SLICE_X37Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.946 r  fsm2/out_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.946    fsm2/out_reg[3]_i_1__1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  fsm2/out_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    fsm2/out_reg[7]_i_1__1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  fsm2/out_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.174    fsm2/out_reg[11]_i_1__1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  fsm2/out_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.288    fsm2/out_reg[15]_i_1__1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  fsm2/out_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.402    fsm2/out_reg[19]_i_1__1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  fsm2/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009     6.525    fsm2/out_reg[23]_i_1__1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  fsm2/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.639    fsm2/out_reg[27]_i_1__1_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.973 r  fsm2/out_reg[31]_i_3__1/O[1]
                         net (fo=1, routed)           0.000     6.973    fsm2/incr2_out[29]
    SLICE_X37Y76         FDRE                                         r  fsm2/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    fsm2/clk
    SLICE_X37Y76         FDRE                                         r  fsm2/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm2/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            s00/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.208ns (21.860%)  route 4.318ns (78.140%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y77         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=4, routed)           0.998     2.427    fsm3/fsm3_out[29]
    SLICE_X41Y77         LUT4 (Prop_lut4_I2_O)        0.152     2.579 r  fsm3/q_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.983     3.562    fsm3/q_addr0[3]_INST_0_i_13_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326     3.888 f  fsm3/q_addr0[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.485     4.373    fsm3/q_addr0[3]_INST_0_i_7_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.124     4.497 r  fsm3/q_addr0[3]_INST_0_i_2/O
                         net (fo=182, routed)         1.049     5.546    fsm2/out_reg[0]_1
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.150     5.696 r  fsm2/out[31]_i_1__0/O
                         net (fo=32, routed)          0.803     6.499    s00/s00_write_en
    SLICE_X37Y57         FDRE                                         r  s00/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=215, unset)          0.924     7.924    s00/clk
    SLICE_X37Y57         FDRE                                         r  s00/out_reg[10]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.407     7.482    s00/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fsm4/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    fsm4/clk
    SLICE_X44Y71         FDRE                                         r  fsm4/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[2]/Q
                         net (fo=6, routed)           0.185     0.736    fsm4/out_reg[2]_0[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.781 r  fsm4/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.781    cond_computed0/out_reg[0]_1
    SLICE_X46Y71         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X46Y71         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.193%)  route 0.164ns (46.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    i1/clk
    SLICE_X43Y71         FDRE                                         r  i1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/done_reg/Q
                         net (fo=8, routed)           0.164     0.715    fsm5/i1_done
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.760 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.760    fsm5/out[0]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    fsm5/clk
    SLICE_X45Y72         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    j0/clk
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[0]/Q
                         net (fo=7, routed)           0.187     0.762    fsm3/Q[0]
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.043     0.805 r  fsm3/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.805    j0/D[1]
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    j0/clk
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.192     0.743    i1/Q[0]
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.042     0.785 r  i1/out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.785    i1/i1_in[1]
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.107     0.539    i1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.184ns (48.736%)  route 0.194ns (51.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.194     0.745    i1/Q[0]
    SLICE_X43Y70         LUT5 (Prop_lut5_I2_O)        0.043     0.788 r  i1/out[3]_i_2__3/O
                         net (fo=1, routed)           0.000     0.788    i1/i1_in[3]
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.107     0.539    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    j0/clk
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  j0/out_reg[0]/Q
                         net (fo=7, routed)           0.187     0.762    fsm3/Q[0]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.807 r  fsm3/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    j0/D[0]
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    j0/clk
    SLICE_X42Y71         FDRE                                         r  j0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fsm3/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.569%)  route 0.189ns (50.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    fsm3/clk
    SLICE_X41Y70         FDRE                                         r  fsm3/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[3]/Q
                         net (fo=7, routed)           0.189     0.740    fsm3/fsm3_out[3]
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  fsm3/out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.785    fsm3/out[3]_i_1__0_n_0
    SLICE_X41Y70         FDRE                                         r  fsm3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    fsm3/clk
    SLICE_X41Y70         FDRE                                         r  fsm3/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.192     0.743    i1/Q[0]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  i1/out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.788    i1/i1_in[0]
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.091     0.523    i1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.194     0.745    i1/Q[0]
    SLICE_X43Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.790 r  i1/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.790    i1/i1_in[2]
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    i1/clk
    SLICE_X43Y70         FDRE                                         r  i1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.092     0.524    i1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.314%)  route 0.199ns (51.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.410     0.410    fsm5/clk
    SLICE_X43Y72         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[1]/Q
                         net (fo=16, routed)          0.199     0.750    fsm5/fsm5_out[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.795 r  fsm5/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.795    done_reg0/out_reg[0]_0
    SLICE_X45Y72         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=215, unset)          0.432     0.432    done_reg0/clk
    SLICE_X45Y72         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y66  q00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y68  q00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y68  q00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y69  q00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y68  q00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X34Y69  q00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y68  q00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y70  q00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y70  q00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y70  q00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y66  q00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y69  q00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y69  q00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y68  q00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y66  q00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y69  q00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y68  q00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X34Y69  q00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y68  q00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y70  q00/out_reg[18]/C



