#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9bd660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9bd7f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x9b64f0 .functor NOT 1, L_0x9efb50, C4<0>, C4<0>, C4<0>;
L_0x9ef8b0 .functor XOR 1, L_0x9ef750, L_0x9ef810, C4<0>, C4<0>;
L_0x9efa40 .functor XOR 1, L_0x9ef8b0, L_0x9ef970, C4<0>, C4<0>;
v0x9ec6c0_0 .net *"_ivl_10", 0 0, L_0x9ef970;  1 drivers
v0x9ec7c0_0 .net *"_ivl_12", 0 0, L_0x9efa40;  1 drivers
v0x9ec8a0_0 .net *"_ivl_2", 0 0, L_0x9ee970;  1 drivers
v0x9ec960_0 .net *"_ivl_4", 0 0, L_0x9ef750;  1 drivers
v0x9eca40_0 .net *"_ivl_6", 0 0, L_0x9ef810;  1 drivers
v0x9ecb70_0 .net *"_ivl_8", 0 0, L_0x9ef8b0;  1 drivers
v0x9ecc50_0 .net "a", 0 0, v0x9e9f70_0;  1 drivers
v0x9eccf0_0 .net "b", 0 0, v0x9ea010_0;  1 drivers
v0x9ecd90_0 .net "c", 0 0, v0x9ea0b0_0;  1 drivers
v0x9ece30_0 .var "clk", 0 0;
v0x9eced0_0 .net "d", 0 0, v0x9ea1f0_0;  1 drivers
v0x9ecf70_0 .net "q_dut", 0 0, L_0x9ef500;  1 drivers
v0x9ed010_0 .net "q_ref", 0 0, L_0x9b5cd0;  1 drivers
v0x9ed0b0_0 .var/2u "stats1", 159 0;
v0x9ed150_0 .var/2u "strobe", 0 0;
v0x9ed1f0_0 .net "tb_match", 0 0, L_0x9efb50;  1 drivers
v0x9ed2b0_0 .net "tb_mismatch", 0 0, L_0x9b64f0;  1 drivers
v0x9ed480_0 .net "wavedrom_enable", 0 0, v0x9ea2e0_0;  1 drivers
v0x9ed520_0 .net "wavedrom_title", 511 0, v0x9ea380_0;  1 drivers
L_0x9ee970 .concat [ 1 0 0 0], L_0x9b5cd0;
L_0x9ef750 .concat [ 1 0 0 0], L_0x9b5cd0;
L_0x9ef810 .concat [ 1 0 0 0], L_0x9ef500;
L_0x9ef970 .concat [ 1 0 0 0], L_0x9b5cd0;
L_0x9efb50 .cmp/eeq 1, L_0x9ee970, L_0x9efa40;
S_0x9bd980 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x9bd7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9a9ea0 .functor OR 1, v0x9e9f70_0, v0x9ea010_0, C4<0>, C4<0>;
L_0x9be0e0 .functor OR 1, v0x9ea0b0_0, v0x9ea1f0_0, C4<0>, C4<0>;
L_0x9b5cd0 .functor AND 1, L_0x9a9ea0, L_0x9be0e0, C4<1>, C4<1>;
v0x9b5f40_0 .net *"_ivl_0", 0 0, L_0x9a9ea0;  1 drivers
v0x9b5fe0_0 .net *"_ivl_2", 0 0, L_0x9be0e0;  1 drivers
v0x9a9ff0_0 .net "a", 0 0, v0x9e9f70_0;  alias, 1 drivers
v0x9aa090_0 .net "b", 0 0, v0x9ea010_0;  alias, 1 drivers
v0x9e93f0_0 .net "c", 0 0, v0x9ea0b0_0;  alias, 1 drivers
v0x9e9500_0 .net "d", 0 0, v0x9ea1f0_0;  alias, 1 drivers
v0x9e95c0_0 .net "q", 0 0, L_0x9b5cd0;  alias, 1 drivers
S_0x9e9720 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x9bd7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x9e9f70_0 .var "a", 0 0;
v0x9ea010_0 .var "b", 0 0;
v0x9ea0b0_0 .var "c", 0 0;
v0x9ea150_0 .net "clk", 0 0, v0x9ece30_0;  1 drivers
v0x9ea1f0_0 .var "d", 0 0;
v0x9ea2e0_0 .var "wavedrom_enable", 0 0;
v0x9ea380_0 .var "wavedrom_title", 511 0;
E_0x9b8570/0 .event negedge, v0x9ea150_0;
E_0x9b8570/1 .event posedge, v0x9ea150_0;
E_0x9b8570 .event/or E_0x9b8570/0, E_0x9b8570/1;
E_0x9b87c0 .event posedge, v0x9ea150_0;
E_0x9a29f0 .event negedge, v0x9ea150_0;
S_0x9e9a70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x9e9720;
 .timescale -12 -12;
v0x9e9c70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9e9d70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x9e9720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9ea4e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x9bd7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9b5d40 .functor NOT 1, v0x9ea010_0, C4<0>, C4<0>, C4<0>;
L_0x9ed870 .functor AND 1, v0x9e9f70_0, L_0x9b5d40, C4<1>, C4<1>;
L_0x9ed900 .functor NOT 1, v0x9ea0b0_0, C4<0>, C4<0>, C4<0>;
L_0x9ed970 .functor AND 1, L_0x9ed870, L_0x9ed900, C4<1>, C4<1>;
L_0x9eda60 .functor AND 1, L_0x9ed970, v0x9ea1f0_0, C4<1>, C4<1>;
L_0x9edb20 .functor NOT 1, v0x9e9f70_0, C4<0>, C4<0>, C4<0>;
L_0x9edbd0 .functor AND 1, L_0x9edb20, v0x9ea010_0, C4<1>, C4<1>;
L_0x9edc90 .functor NOT 1, v0x9ea0b0_0, C4<0>, C4<0>, C4<0>;
L_0x9edd50 .functor AND 1, L_0x9edbd0, L_0x9edc90, C4<1>, C4<1>;
L_0x9ede60 .functor AND 1, L_0x9edd50, v0x9ea1f0_0, C4<1>, C4<1>;
L_0x9edf80 .functor OR 1, L_0x9eda60, L_0x9ede60, C4<0>, C4<0>;
L_0x9ee040 .functor NOT 1, v0x9e9f70_0, C4<0>, C4<0>, C4<0>;
L_0x9ee120 .functor AND 1, L_0x9ee040, v0x9ea010_0, C4<1>, C4<1>;
L_0x9ee1e0 .functor AND 1, L_0x9ee120, v0x9ea0b0_0, C4<1>, C4<1>;
L_0x9ee0b0 .functor OR 1, L_0x9edf80, L_0x9ee1e0, C4<0>, C4<0>;
L_0x9ee3c0 .functor NOT 1, v0x9ea010_0, C4<0>, C4<0>, C4<0>;
L_0x9ee5d0 .functor AND 1, v0x9e9f70_0, L_0x9ee3c0, C4<1>, C4<1>;
L_0x9ee7a0 .functor AND 1, L_0x9ee5d0, v0x9ea0b0_0, C4<1>, C4<1>;
L_0x9eea10 .functor AND 1, L_0x9ee7a0, v0x9ea1f0_0, C4<1>, C4<1>;
L_0x9eead0 .functor OR 1, L_0x9ee0b0, L_0x9eea10, C4<0>, C4<0>;
L_0x9eec90 .functor AND 1, v0x9e9f70_0, v0x9ea010_0, C4<1>, C4<1>;
L_0x9eed00 .functor NOT 1, v0x9ea0b0_0, C4<0>, C4<0>, C4<0>;
L_0x9eee30 .functor AND 1, L_0x9eec90, L_0x9eed00, C4<1>, C4<1>;
L_0x9eef40 .functor AND 1, L_0x9eee30, v0x9ea1f0_0, C4<1>, C4<1>;
L_0x9ef1e0 .functor OR 1, L_0x9eead0, L_0x9eef40, C4<0>, C4<0>;
L_0x9ef2f0 .functor AND 1, v0x9e9f70_0, v0x9ea010_0, C4<1>, C4<1>;
L_0x9ef440 .functor AND 1, L_0x9ef2f0, v0x9ea0b0_0, C4<1>, C4<1>;
L_0x9ef500 .functor OR 1, L_0x9ef1e0, L_0x9ef440, C4<0>, C4<0>;
v0x9ea7d0_0 .net *"_ivl_0", 0 0, L_0x9b5d40;  1 drivers
v0x9ea8b0_0 .net *"_ivl_10", 0 0, L_0x9edb20;  1 drivers
v0x9ea990_0 .net *"_ivl_12", 0 0, L_0x9edbd0;  1 drivers
v0x9eaa80_0 .net *"_ivl_14", 0 0, L_0x9edc90;  1 drivers
v0x9eab60_0 .net *"_ivl_16", 0 0, L_0x9edd50;  1 drivers
v0x9eac90_0 .net *"_ivl_18", 0 0, L_0x9ede60;  1 drivers
v0x9ead70_0 .net *"_ivl_2", 0 0, L_0x9ed870;  1 drivers
v0x9eae50_0 .net *"_ivl_20", 0 0, L_0x9edf80;  1 drivers
v0x9eaf30_0 .net *"_ivl_22", 0 0, L_0x9ee040;  1 drivers
v0x9eb010_0 .net *"_ivl_24", 0 0, L_0x9ee120;  1 drivers
v0x9eb0f0_0 .net *"_ivl_26", 0 0, L_0x9ee1e0;  1 drivers
v0x9eb1d0_0 .net *"_ivl_28", 0 0, L_0x9ee0b0;  1 drivers
v0x9eb2b0_0 .net *"_ivl_30", 0 0, L_0x9ee3c0;  1 drivers
v0x9eb390_0 .net *"_ivl_32", 0 0, L_0x9ee5d0;  1 drivers
v0x9eb470_0 .net *"_ivl_34", 0 0, L_0x9ee7a0;  1 drivers
v0x9eb550_0 .net *"_ivl_36", 0 0, L_0x9eea10;  1 drivers
v0x9eb630_0 .net *"_ivl_38", 0 0, L_0x9eead0;  1 drivers
v0x9eb710_0 .net *"_ivl_4", 0 0, L_0x9ed900;  1 drivers
v0x9eb7f0_0 .net *"_ivl_40", 0 0, L_0x9eec90;  1 drivers
v0x9eb8d0_0 .net *"_ivl_42", 0 0, L_0x9eed00;  1 drivers
v0x9eb9b0_0 .net *"_ivl_44", 0 0, L_0x9eee30;  1 drivers
v0x9eba90_0 .net *"_ivl_46", 0 0, L_0x9eef40;  1 drivers
v0x9ebb70_0 .net *"_ivl_48", 0 0, L_0x9ef1e0;  1 drivers
v0x9ebc50_0 .net *"_ivl_50", 0 0, L_0x9ef2f0;  1 drivers
v0x9ebd30_0 .net *"_ivl_52", 0 0, L_0x9ef440;  1 drivers
v0x9ebe10_0 .net *"_ivl_6", 0 0, L_0x9ed970;  1 drivers
v0x9ebef0_0 .net *"_ivl_8", 0 0, L_0x9eda60;  1 drivers
v0x9ebfd0_0 .net "a", 0 0, v0x9e9f70_0;  alias, 1 drivers
v0x9ec070_0 .net "b", 0 0, v0x9ea010_0;  alias, 1 drivers
v0x9ec160_0 .net "c", 0 0, v0x9ea0b0_0;  alias, 1 drivers
v0x9ec250_0 .net "d", 0 0, v0x9ea1f0_0;  alias, 1 drivers
v0x9ec340_0 .net "q", 0 0, L_0x9ef500;  alias, 1 drivers
S_0x9ec4a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x9bd7f0;
 .timescale -12 -12;
E_0x9b8310 .event anyedge, v0x9ed150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9ed150_0;
    %nor/r;
    %assign/vec4 v0x9ed150_0, 0;
    %wait E_0x9b8310;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9e9720;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9ea1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea010_0, 0;
    %assign/vec4 v0x9e9f70_0, 0;
    %wait E_0x9a29f0;
    %wait E_0x9b87c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9ea1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea010_0, 0;
    %assign/vec4 v0x9e9f70_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9b8570;
    %load/vec4 v0x9e9f70_0;
    %load/vec4 v0x9ea010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea1f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9ea1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea010_0, 0;
    %assign/vec4 v0x9e9f70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x9e9d70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9b8570;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x9ea1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9ea010_0, 0;
    %assign/vec4 v0x9e9f70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x9bd7f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ece30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ed150_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9bd7f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x9ece30_0;
    %inv;
    %store/vec4 v0x9ece30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9bd7f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9ea150_0, v0x9ed2b0_0, v0x9ecc50_0, v0x9eccf0_0, v0x9ecd90_0, v0x9eced0_0, v0x9ed010_0, v0x9ecf70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9bd7f0;
T_7 ;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9bd7f0;
T_8 ;
    %wait E_0x9b8570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9ed0b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ed0b0_0, 4, 32;
    %load/vec4 v0x9ed1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ed0b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9ed0b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ed0b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x9ed010_0;
    %load/vec4 v0x9ed010_0;
    %load/vec4 v0x9ecf70_0;
    %xor;
    %load/vec4 v0x9ed010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ed0b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x9ed0b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9ed0b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter1/response1/top_module.sv";
