ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB72:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch1_trig;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch3;
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim3_ch4_up;
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch1;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** 
  34:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch3_up;
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch4_trig;
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim8_ch1;
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/stm32f1xx_hal_msp.c **** 
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  68:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  77:Core/Src/stm32f1xx_hal_msp.c ****                                                             /**
  78:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  79:Core/Src/stm32f1xx_hal_msp.c ****   */
  80:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  81:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 81 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 3


  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  86:Core/Src/stm32f1xx_hal_msp.c **** 
  87:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 87 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 87 3 view .LVU2
  38              		.loc 1 87 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 87 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 87 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 87 3 view .LVU6
  88:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 88 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 88 3 view .LVU8
  54              		.loc 1 88 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 88 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 88 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 88 3 view .LVU12
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  93:Core/Src/stm32f1xx_hal_msp.c ****   */
  94:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 94 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 94 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 94 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 94 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 94 3 view .LVU17
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 4


  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 94 3 view .LVU18
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  99:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 99 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE72:
  96              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_PWM_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_PWM_MspInit:
 104              	.LVL3:
 105              	.LFB73:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c **** /**
 102:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_PWM MSP Initialization
 103:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 104:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
 105:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 106:Core/Src/stm32f1xx_hal_msp.c ****   */
 107:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 108:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 108 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 16
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 108 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 84B0     		sub	sp, sp, #16
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 24
 119 0004 0446     		mov	r4, r0
 109:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 120              		.loc 1 109 3 is_stmt 1 view .LVU22
 121              		.loc 1 109 14 is_stmt 0 view .LVU23
 122 0006 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 5


 123              		.loc 1 109 5 view .LVU24
 124 0008 924A     		ldr	r2, .L29
 125 000a 9342     		cmp	r3, r2
 126 000c 08D0     		beq	.L18
 110:Core/Src/stm32f1xx_hal_msp.c ****   {
 111:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
 114:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 115:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 DMA Init */
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3_CH1_TRIG Init */
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 126:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 127:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 128:Core/Src/stm32f1xx_hal_msp.c ****     {
 129:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 130:Core/Src/stm32f1xx_hal_msp.c ****     }
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 133:Core/Src/stm32f1xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 135:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3_CH3 Init */
 138:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Instance = DMA1_Channel2;
 139:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 140:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 141:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 142:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 143:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 144:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 145:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 146:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 147:Core/Src/stm32f1xx_hal_msp.c ****     {
 148:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 149:Core/Src/stm32f1xx_hal_msp.c ****     }
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3_CH4_UP Init */
 154:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 155:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 156:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 157:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 158:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 159:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 160:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 161:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 162:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 6


 163:Core/Src/stm32f1xx_hal_msp.c ****     {
 164:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 165:Core/Src/stm32f1xx_hal_msp.c ****     }
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 168:Core/Src/stm32f1xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 170:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 178:Core/Src/stm32f1xx_hal_msp.c ****   }
 179:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
 127              		.loc 1 179 8 is_stmt 1 view .LVU25
 128              		.loc 1 179 10 is_stmt 0 view .LVU26
 129 000e 924A     		ldr	r2, .L29+4
 130 0010 9342     		cmp	r3, r2
 131 0012 64D0     		beq	.L19
 180:Core/Src/stm32f1xx_hal_msp.c ****   {
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 0 */
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 185:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA Init */
 188:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH1 Init */
 189:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Instance = DMA2_Channel5;
 190:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 191:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 192:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 193:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 194:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 195:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 196:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 197:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 198:Core/Src/stm32f1xx_hal_msp.c ****     {
 199:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 200:Core/Src/stm32f1xx_hal_msp.c ****     }
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH2 Init */
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Instance = DMA2_Channel4;
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 209:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 210:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 211:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 212:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 213:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 214:Core/Src/stm32f1xx_hal_msp.c ****     {
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 7


 215:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 216:Core/Src/stm32f1xx_hal_msp.c ****     }
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH3_UP Init */
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Instance = DMA2_Channel2;
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 225:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 226:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 227:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Mode = DMA_NORMAL;
 228:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 229:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 230:Core/Src/stm32f1xx_hal_msp.c ****     {
 231:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 232:Core/Src/stm32f1xx_hal_msp.c ****     }
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 235:Core/Src/stm32f1xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 237:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 239:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH4_TRIG Init */
 240:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Instance = DMA2_Channel1;
 241:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 242:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 243:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 244:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 245:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 246:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 247:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_LOW;
 248:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 249:Core/Src/stm32f1xx_hal_msp.c ****     {
 250:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 251:Core/Src/stm32f1xx_hal_msp.c ****     }
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 254:Core/Src/stm32f1xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 256:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 interrupt Init */
 259:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 260:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 261:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspInit 1 */
 264:Core/Src/stm32f1xx_hal_msp.c ****   }
 265:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM8)
 132              		.loc 1 265 8 is_stmt 1 view .LVU27
 133              		.loc 1 265 10 is_stmt 0 view .LVU28
 134 0014 914A     		ldr	r2, .L29+8
 135 0016 9342     		cmp	r3, r2
 136 0018 00F0D980 		beq	.L20
 137              	.LVL4:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 8


 138              	.L5:
 266:Core/Src/stm32f1xx_hal_msp.c ****   {
 267:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspInit 0 */
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 269:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspInit 0 */
 270:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 271:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM8 DMA Init */
 274:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM8_CH1 Init */
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Instance = DMA2_Channel3;
 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 282:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 283:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 284:Core/Src/stm32f1xx_hal_msp.c ****     {
 285:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 286:Core/Src/stm32f1xx_hal_msp.c ****     }
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 288:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM8 interrupt Init */
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 295:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 296:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 299:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspInit 1 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspInit 1 */
 302:Core/Src/stm32f1xx_hal_msp.c ****   }
 303:Core/Src/stm32f1xx_hal_msp.c **** 
 304:Core/Src/stm32f1xx_hal_msp.c **** }
 139              		.loc 1 304 1 view .LVU29
 140 001c 04B0     		add	sp, sp, #16
 141              	.LCFI4:
 142              		.cfi_remember_state
 143              		.cfi_def_cfa_offset 8
 144              		@ sp needed
 145 001e 10BD     		pop	{r4, pc}
 146              	.LVL5:
 147              	.L18:
 148              	.LCFI5:
 149              		.cfi_restore_state
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 115 5 is_stmt 1 view .LVU30
 151              	.LBB5:
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 115 5 view .LVU31
 115:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 9


 153              		.loc 1 115 5 view .LVU32
 154 0020 8F4B     		ldr	r3, .L29+12
 155 0022 DA69     		ldr	r2, [r3, #28]
 156 0024 42F00202 		orr	r2, r2, #2
 157 0028 DA61     		str	r2, [r3, #28]
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 115 5 view .LVU33
 159 002a DB69     		ldr	r3, [r3, #28]
 160 002c 03F00203 		and	r3, r3, #2
 161 0030 0193     		str	r3, [sp, #4]
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 115 5 view .LVU34
 163 0032 019B     		ldr	r3, [sp, #4]
 164              	.LBE5:
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 165              		.loc 1 115 5 view .LVU35
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 166              		.loc 1 119 5 view .LVU36
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 167              		.loc 1 119 33 is_stmt 0 view .LVU37
 168 0034 8B48     		ldr	r0, .L29+16
 169              	.LVL6:
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 170              		.loc 1 119 33 view .LVU38
 171 0036 8C4B     		ldr	r3, .L29+20
 172 0038 0360     		str	r3, [r0]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 173              		.loc 1 120 5 is_stmt 1 view .LVU39
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 174              		.loc 1 120 39 is_stmt 0 view .LVU40
 175 003a 1023     		movs	r3, #16
 176 003c 4360     		str	r3, [r0, #4]
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 177              		.loc 1 121 5 is_stmt 1 view .LVU41
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 178              		.loc 1 121 39 is_stmt 0 view .LVU42
 179 003e 0023     		movs	r3, #0
 180 0040 8360     		str	r3, [r0, #8]
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 181              		.loc 1 122 5 is_stmt 1 view .LVU43
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 182              		.loc 1 122 36 is_stmt 0 view .LVU44
 183 0042 8022     		movs	r2, #128
 184 0044 C260     		str	r2, [r0, #12]
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 185              		.loc 1 123 5 is_stmt 1 view .LVU45
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 186              		.loc 1 123 49 is_stmt 0 view .LVU46
 187 0046 4FF48072 		mov	r2, #256
 188 004a 0261     		str	r2, [r0, #16]
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 189              		.loc 1 124 5 is_stmt 1 view .LVU47
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 190              		.loc 1 124 46 is_stmt 0 view .LVU48
 191 004c 4361     		str	r3, [r0, #20]
 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 192              		.loc 1 125 5 is_stmt 1 view .LVU49
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 10


 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 193              		.loc 1 125 34 is_stmt 0 view .LVU50
 194 004e 8361     		str	r3, [r0, #24]
 126:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 195              		.loc 1 126 5 is_stmt 1 view .LVU51
 126:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 196              		.loc 1 126 38 is_stmt 0 view .LVU52
 197 0050 C361     		str	r3, [r0, #28]
 127:Core/Src/stm32f1xx_hal_msp.c ****     {
 198              		.loc 1 127 5 is_stmt 1 view .LVU53
 127:Core/Src/stm32f1xx_hal_msp.c ****     {
 199              		.loc 1 127 9 is_stmt 0 view .LVU54
 200 0052 FFF7FEFF 		bl	HAL_DMA_Init
 201              	.LVL7:
 127:Core/Src/stm32f1xx_hal_msp.c ****     {
 202              		.loc 1 127 8 discriminator 1 view .LVU55
 203 0056 0028     		cmp	r0, #0
 204 0058 38D1     		bne	.L21
 205              	.L7:
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 206              		.loc 1 134 5 is_stmt 1 view .LVU56
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 207              		.loc 1 134 5 view .LVU57
 208 005a 824B     		ldr	r3, .L29+16
 209 005c 6362     		str	r3, [r4, #36]
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 210              		.loc 1 134 5 view .LVU58
 211 005e 5C62     		str	r4, [r3, #36]
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 212              		.loc 1 134 5 view .LVU59
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 135 5 view .LVU60
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 214              		.loc 1 135 5 view .LVU61
 215 0060 A363     		str	r3, [r4, #56]
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 216              		.loc 1 135 5 view .LVU62
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 217              		.loc 1 135 5 view .LVU63
 138:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 218              		.loc 1 138 5 view .LVU64
 138:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 219              		.loc 1 138 28 is_stmt 0 view .LVU65
 220 0062 8248     		ldr	r0, .L29+24
 221 0064 824B     		ldr	r3, .L29+28
 222 0066 0360     		str	r3, [r0]
 139:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 223              		.loc 1 139 5 is_stmt 1 view .LVU66
 139:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 224              		.loc 1 139 34 is_stmt 0 view .LVU67
 225 0068 1023     		movs	r3, #16
 226 006a 4360     		str	r3, [r0, #4]
 140:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 227              		.loc 1 140 5 is_stmt 1 view .LVU68
 140:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 228              		.loc 1 140 34 is_stmt 0 view .LVU69
 229 006c 0023     		movs	r3, #0
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 11


 230 006e 8360     		str	r3, [r0, #8]
 141:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 231              		.loc 1 141 5 is_stmt 1 view .LVU70
 141:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 232              		.loc 1 141 31 is_stmt 0 view .LVU71
 233 0070 8022     		movs	r2, #128
 234 0072 C260     		str	r2, [r0, #12]
 142:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 235              		.loc 1 142 5 is_stmt 1 view .LVU72
 142:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 236              		.loc 1 142 44 is_stmt 0 view .LVU73
 237 0074 4FF48072 		mov	r2, #256
 238 0078 0261     		str	r2, [r0, #16]
 143:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 239              		.loc 1 143 5 is_stmt 1 view .LVU74
 143:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Mode = DMA_NORMAL;
 240              		.loc 1 143 41 is_stmt 0 view .LVU75
 241 007a 4361     		str	r3, [r0, #20]
 144:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 242              		.loc 1 144 5 is_stmt 1 view .LVU76
 144:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 243              		.loc 1 144 29 is_stmt 0 view .LVU77
 244 007c 8361     		str	r3, [r0, #24]
 145:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 245              		.loc 1 145 5 is_stmt 1 view .LVU78
 145:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 246              		.loc 1 145 33 is_stmt 0 view .LVU79
 247 007e C361     		str	r3, [r0, #28]
 146:Core/Src/stm32f1xx_hal_msp.c ****     {
 248              		.loc 1 146 5 is_stmt 1 view .LVU80
 146:Core/Src/stm32f1xx_hal_msp.c ****     {
 249              		.loc 1 146 9 is_stmt 0 view .LVU81
 250 0080 FFF7FEFF 		bl	HAL_DMA_Init
 251              	.LVL8:
 146:Core/Src/stm32f1xx_hal_msp.c ****     {
 252              		.loc 1 146 8 discriminator 1 view .LVU82
 253 0084 28BB     		cbnz	r0, .L22
 254              	.L8:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 151 5 is_stmt 1 view .LVU83
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 151 5 view .LVU84
 257 0086 794B     		ldr	r3, .L29+24
 258 0088 E362     		str	r3, [r4, #44]
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 151 5 view .LVU85
 260 008a 5C62     		str	r4, [r3, #36]
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 261              		.loc 1 151 5 view .LVU86
 154:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 262              		.loc 1 154 5 view .LVU87
 154:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 263              		.loc 1 154 31 is_stmt 0 view .LVU88
 264 008c 7948     		ldr	r0, .L29+32
 265 008e 7A4B     		ldr	r3, .L29+36
 266 0090 0360     		str	r3, [r0]
 155:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 12


 267              		.loc 1 155 5 is_stmt 1 view .LVU89
 155:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 268              		.loc 1 155 37 is_stmt 0 view .LVU90
 269 0092 1023     		movs	r3, #16
 270 0094 4360     		str	r3, [r0, #4]
 156:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 271              		.loc 1 156 5 is_stmt 1 view .LVU91
 156:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 272              		.loc 1 156 37 is_stmt 0 view .LVU92
 273 0096 0023     		movs	r3, #0
 274 0098 8360     		str	r3, [r0, #8]
 157:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 275              		.loc 1 157 5 is_stmt 1 view .LVU93
 157:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 276              		.loc 1 157 34 is_stmt 0 view .LVU94
 277 009a 8022     		movs	r2, #128
 278 009c C260     		str	r2, [r0, #12]
 158:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 279              		.loc 1 158 5 is_stmt 1 view .LVU95
 158:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 280              		.loc 1 158 47 is_stmt 0 view .LVU96
 281 009e 4FF48072 		mov	r2, #256
 282 00a2 0261     		str	r2, [r0, #16]
 159:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 283              		.loc 1 159 5 is_stmt 1 view .LVU97
 159:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 284              		.loc 1 159 44 is_stmt 0 view .LVU98
 285 00a4 4361     		str	r3, [r0, #20]
 160:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 286              		.loc 1 160 5 is_stmt 1 view .LVU99
 160:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 287              		.loc 1 160 32 is_stmt 0 view .LVU100
 288 00a6 8361     		str	r3, [r0, #24]
 161:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 289              		.loc 1 161 5 is_stmt 1 view .LVU101
 161:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 290              		.loc 1 161 36 is_stmt 0 view .LVU102
 291 00a8 C361     		str	r3, [r0, #28]
 162:Core/Src/stm32f1xx_hal_msp.c ****     {
 292              		.loc 1 162 5 is_stmt 1 view .LVU103
 162:Core/Src/stm32f1xx_hal_msp.c ****     {
 293              		.loc 1 162 9 is_stmt 0 view .LVU104
 294 00aa FFF7FEFF 		bl	HAL_DMA_Init
 295              	.LVL9:
 162:Core/Src/stm32f1xx_hal_msp.c ****     {
 296              		.loc 1 162 8 discriminator 1 view .LVU105
 297 00ae 98B9     		cbnz	r0, .L23
 298              	.L9:
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 299              		.loc 1 169 5 is_stmt 1 view .LVU106
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 300              		.loc 1 169 5 view .LVU107
 301 00b0 704B     		ldr	r3, .L29+32
 302 00b2 2363     		str	r3, [r4, #48]
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 303              		.loc 1 169 5 view .LVU108
 304 00b4 5C62     		str	r4, [r3, #36]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 13


 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 305              		.loc 1 169 5 view .LVU109
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 306              		.loc 1 170 5 view .LVU110
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 307              		.loc 1 170 5 view .LVU111
 308 00b6 2362     		str	r3, [r4, #32]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 309              		.loc 1 170 5 view .LVU112
 310 00b8 5C62     		str	r4, [r3, #36]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 311              		.loc 1 170 5 view .LVU113
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 312              		.loc 1 173 5 view .LVU114
 313 00ba 0022     		movs	r2, #0
 314 00bc 1146     		mov	r1, r2
 315 00be 1D20     		movs	r0, #29
 316 00c0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 317              	.LVL10:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 318              		.loc 1 174 5 view .LVU115
 319 00c4 1D20     		movs	r0, #29
 320 00c6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 321              	.LVL11:
 322 00ca A7E7     		b	.L5
 323              	.L21:
 129:Core/Src/stm32f1xx_hal_msp.c ****     }
 324              		.loc 1 129 7 view .LVU116
 325 00cc FFF7FEFF 		bl	Error_Handler
 326              	.LVL12:
 327 00d0 C3E7     		b	.L7
 328              	.L22:
 148:Core/Src/stm32f1xx_hal_msp.c ****     }
 329              		.loc 1 148 7 view .LVU117
 330 00d2 FFF7FEFF 		bl	Error_Handler
 331              	.LVL13:
 332 00d6 D6E7     		b	.L8
 333              	.L23:
 164:Core/Src/stm32f1xx_hal_msp.c ****     }
 334              		.loc 1 164 7 view .LVU118
 335 00d8 FFF7FEFF 		bl	Error_Handler
 336              	.LVL14:
 337 00dc E8E7     		b	.L9
 338              	.LVL15:
 339              	.L19:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 185 5 view .LVU119
 341              	.LBB6:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 342              		.loc 1 185 5 view .LVU120
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 343              		.loc 1 185 5 view .LVU121
 344 00de 604B     		ldr	r3, .L29+12
 345 00e0 DA69     		ldr	r2, [r3, #28]
 346 00e2 42F00802 		orr	r2, r2, #8
 347 00e6 DA61     		str	r2, [r3, #28]
 185:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 14


 348              		.loc 1 185 5 view .LVU122
 349 00e8 DB69     		ldr	r3, [r3, #28]
 350 00ea 03F00803 		and	r3, r3, #8
 351 00ee 0293     		str	r3, [sp, #8]
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 352              		.loc 1 185 5 view .LVU123
 353 00f0 029B     		ldr	r3, [sp, #8]
 354              	.LBE6:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 355              		.loc 1 185 5 view .LVU124
 189:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 356              		.loc 1 189 5 view .LVU125
 189:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 357              		.loc 1 189 28 is_stmt 0 view .LVU126
 358 00f2 6248     		ldr	r0, .L29+40
 359              	.LVL16:
 189:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 360              		.loc 1 189 28 view .LVU127
 361 00f4 624B     		ldr	r3, .L29+44
 362 00f6 0360     		str	r3, [r0]
 190:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 363              		.loc 1 190 5 is_stmt 1 view .LVU128
 190:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 364              		.loc 1 190 34 is_stmt 0 view .LVU129
 365 00f8 1023     		movs	r3, #16
 366 00fa 4360     		str	r3, [r0, #4]
 191:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 367              		.loc 1 191 5 is_stmt 1 view .LVU130
 191:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 368              		.loc 1 191 34 is_stmt 0 view .LVU131
 369 00fc 0023     		movs	r3, #0
 370 00fe 8360     		str	r3, [r0, #8]
 192:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 371              		.loc 1 192 5 is_stmt 1 view .LVU132
 192:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 372              		.loc 1 192 31 is_stmt 0 view .LVU133
 373 0100 8022     		movs	r2, #128
 374 0102 C260     		str	r2, [r0, #12]
 193:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 375              		.loc 1 193 5 is_stmt 1 view .LVU134
 193:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 376              		.loc 1 193 44 is_stmt 0 view .LVU135
 377 0104 4FF48072 		mov	r2, #256
 378 0108 0261     		str	r2, [r0, #16]
 194:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 379              		.loc 1 194 5 is_stmt 1 view .LVU136
 194:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 380              		.loc 1 194 41 is_stmt 0 view .LVU137
 381 010a 4361     		str	r3, [r0, #20]
 195:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 382              		.loc 1 195 5 is_stmt 1 view .LVU138
 195:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 383              		.loc 1 195 29 is_stmt 0 view .LVU139
 384 010c 8361     		str	r3, [r0, #24]
 196:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 385              		.loc 1 196 5 is_stmt 1 view .LVU140
 196:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 15


 386              		.loc 1 196 33 is_stmt 0 view .LVU141
 387 010e C361     		str	r3, [r0, #28]
 197:Core/Src/stm32f1xx_hal_msp.c ****     {
 388              		.loc 1 197 5 is_stmt 1 view .LVU142
 197:Core/Src/stm32f1xx_hal_msp.c ****     {
 389              		.loc 1 197 9 is_stmt 0 view .LVU143
 390 0110 FFF7FEFF 		bl	HAL_DMA_Init
 391              	.LVL17:
 197:Core/Src/stm32f1xx_hal_msp.c ****     {
 392              		.loc 1 197 8 discriminator 1 view .LVU144
 393 0114 0028     		cmp	r0, #0
 394 0116 4ED1     		bne	.L24
 395              	.L12:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 396              		.loc 1 202 5 is_stmt 1 view .LVU145
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 397              		.loc 1 202 5 view .LVU146
 398 0118 584B     		ldr	r3, .L29+40
 399 011a 6362     		str	r3, [r4, #36]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 400              		.loc 1 202 5 view .LVU147
 401 011c 5C62     		str	r4, [r3, #36]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 402              		.loc 1 202 5 view .LVU148
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 403              		.loc 1 205 5 view .LVU149
 205:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 404              		.loc 1 205 28 is_stmt 0 view .LVU150
 405 011e 5948     		ldr	r0, .L29+48
 406 0120 594B     		ldr	r3, .L29+52
 407 0122 0360     		str	r3, [r0]
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 408              		.loc 1 206 5 is_stmt 1 view .LVU151
 206:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 409              		.loc 1 206 34 is_stmt 0 view .LVU152
 410 0124 1023     		movs	r3, #16
 411 0126 4360     		str	r3, [r0, #4]
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 412              		.loc 1 207 5 is_stmt 1 view .LVU153
 207:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 413              		.loc 1 207 34 is_stmt 0 view .LVU154
 414 0128 0023     		movs	r3, #0
 415 012a 8360     		str	r3, [r0, #8]
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 416              		.loc 1 208 5 is_stmt 1 view .LVU155
 208:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 417              		.loc 1 208 31 is_stmt 0 view .LVU156
 418 012c 8022     		movs	r2, #128
 419 012e C260     		str	r2, [r0, #12]
 209:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 420              		.loc 1 209 5 is_stmt 1 view .LVU157
 209:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 421              		.loc 1 209 44 is_stmt 0 view .LVU158
 422 0130 4FF48072 		mov	r2, #256
 423 0134 0261     		str	r2, [r0, #16]
 210:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 424              		.loc 1 210 5 is_stmt 1 view .LVU159
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 16


 210:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 425              		.loc 1 210 41 is_stmt 0 view .LVU160
 426 0136 4361     		str	r3, [r0, #20]
 211:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 427              		.loc 1 211 5 is_stmt 1 view .LVU161
 211:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 428              		.loc 1 211 29 is_stmt 0 view .LVU162
 429 0138 8361     		str	r3, [r0, #24]
 212:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 430              		.loc 1 212 5 is_stmt 1 view .LVU163
 212:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 431              		.loc 1 212 33 is_stmt 0 view .LVU164
 432 013a C361     		str	r3, [r0, #28]
 213:Core/Src/stm32f1xx_hal_msp.c ****     {
 433              		.loc 1 213 5 is_stmt 1 view .LVU165
 213:Core/Src/stm32f1xx_hal_msp.c ****     {
 434              		.loc 1 213 9 is_stmt 0 view .LVU166
 435 013c FFF7FEFF 		bl	HAL_DMA_Init
 436              	.LVL18:
 213:Core/Src/stm32f1xx_hal_msp.c ****     {
 437              		.loc 1 213 8 discriminator 1 view .LVU167
 438 0140 0028     		cmp	r0, #0
 439 0142 3BD1     		bne	.L25
 440              	.L13:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 441              		.loc 1 218 5 is_stmt 1 view .LVU168
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 442              		.loc 1 218 5 view .LVU169
 443 0144 4F4B     		ldr	r3, .L29+48
 444 0146 A362     		str	r3, [r4, #40]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 445              		.loc 1 218 5 view .LVU170
 446 0148 5C62     		str	r4, [r3, #36]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 447              		.loc 1 218 5 view .LVU171
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 448              		.loc 1 221 5 view .LVU172
 221:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 449              		.loc 1 221 31 is_stmt 0 view .LVU173
 450 014a 5048     		ldr	r0, .L29+56
 451 014c 504B     		ldr	r3, .L29+60
 452 014e 0360     		str	r3, [r0]
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 453              		.loc 1 222 5 is_stmt 1 view .LVU174
 222:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 454              		.loc 1 222 37 is_stmt 0 view .LVU175
 455 0150 1023     		movs	r3, #16
 456 0152 4360     		str	r3, [r0, #4]
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 457              		.loc 1 223 5 is_stmt 1 view .LVU176
 223:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 458              		.loc 1 223 37 is_stmt 0 view .LVU177
 459 0154 0023     		movs	r3, #0
 460 0156 8360     		str	r3, [r0, #8]
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 461              		.loc 1 224 5 is_stmt 1 view .LVU178
 224:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 17


 462              		.loc 1 224 34 is_stmt 0 view .LVU179
 463 0158 8022     		movs	r2, #128
 464 015a C260     		str	r2, [r0, #12]
 225:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 465              		.loc 1 225 5 is_stmt 1 view .LVU180
 225:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 466              		.loc 1 225 47 is_stmt 0 view .LVU181
 467 015c 4FF48072 		mov	r2, #256
 468 0160 0261     		str	r2, [r0, #16]
 226:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Mode = DMA_NORMAL;
 469              		.loc 1 226 5 is_stmt 1 view .LVU182
 226:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Mode = DMA_NORMAL;
 470              		.loc 1 226 44 is_stmt 0 view .LVU183
 471 0162 4361     		str	r3, [r0, #20]
 227:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 472              		.loc 1 227 5 is_stmt 1 view .LVU184
 227:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 473              		.loc 1 227 32 is_stmt 0 view .LVU185
 474 0164 8361     		str	r3, [r0, #24]
 228:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 475              		.loc 1 228 5 is_stmt 1 view .LVU186
 228:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 476              		.loc 1 228 36 is_stmt 0 view .LVU187
 477 0166 C361     		str	r3, [r0, #28]
 229:Core/Src/stm32f1xx_hal_msp.c ****     {
 478              		.loc 1 229 5 is_stmt 1 view .LVU188
 229:Core/Src/stm32f1xx_hal_msp.c ****     {
 479              		.loc 1 229 9 is_stmt 0 view .LVU189
 480 0168 FFF7FEFF 		bl	HAL_DMA_Init
 481              	.LVL19:
 229:Core/Src/stm32f1xx_hal_msp.c ****     {
 482              		.loc 1 229 8 discriminator 1 view .LVU190
 483 016c 48BB     		cbnz	r0, .L26
 484              	.L14:
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 485              		.loc 1 236 5 is_stmt 1 view .LVU191
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 486              		.loc 1 236 5 view .LVU192
 487 016e 474B     		ldr	r3, .L29+56
 488 0170 E362     		str	r3, [r4, #44]
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 489              		.loc 1 236 5 view .LVU193
 490 0172 5C62     		str	r4, [r3, #36]
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 491              		.loc 1 236 5 view .LVU194
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 492              		.loc 1 237 5 view .LVU195
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 493              		.loc 1 237 5 view .LVU196
 494 0174 2362     		str	r3, [r4, #32]
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 495              		.loc 1 237 5 view .LVU197
 496 0176 5C62     		str	r4, [r3, #36]
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 497              		.loc 1 237 5 view .LVU198
 240:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 498              		.loc 1 240 5 view .LVU199
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 18


 240:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 499              		.loc 1 240 33 is_stmt 0 view .LVU200
 500 0178 4648     		ldr	r0, .L29+64
 501 017a 474B     		ldr	r3, .L29+68
 502 017c 0360     		str	r3, [r0]
 241:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 503              		.loc 1 241 5 is_stmt 1 view .LVU201
 241:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 504              		.loc 1 241 39 is_stmt 0 view .LVU202
 505 017e 1023     		movs	r3, #16
 506 0180 4360     		str	r3, [r0, #4]
 242:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 507              		.loc 1 242 5 is_stmt 1 view .LVU203
 242:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 508              		.loc 1 242 39 is_stmt 0 view .LVU204
 509 0182 0023     		movs	r3, #0
 510 0184 8360     		str	r3, [r0, #8]
 243:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 511              		.loc 1 243 5 is_stmt 1 view .LVU205
 243:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 512              		.loc 1 243 36 is_stmt 0 view .LVU206
 513 0186 8022     		movs	r2, #128
 514 0188 C260     		str	r2, [r0, #12]
 244:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 515              		.loc 1 244 5 is_stmt 1 view .LVU207
 244:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 516              		.loc 1 244 49 is_stmt 0 view .LVU208
 517 018a 4FF48072 		mov	r2, #256
 518 018e 0261     		str	r2, [r0, #16]
 245:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 519              		.loc 1 245 5 is_stmt 1 view .LVU209
 245:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 520              		.loc 1 245 46 is_stmt 0 view .LVU210
 521 0190 4361     		str	r3, [r0, #20]
 246:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_LOW;
 522              		.loc 1 246 5 is_stmt 1 view .LVU211
 246:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_LOW;
 523              		.loc 1 246 34 is_stmt 0 view .LVU212
 524 0192 8361     		str	r3, [r0, #24]
 247:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 525              		.loc 1 247 5 is_stmt 1 view .LVU213
 247:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 526              		.loc 1 247 38 is_stmt 0 view .LVU214
 527 0194 C361     		str	r3, [r0, #28]
 248:Core/Src/stm32f1xx_hal_msp.c ****     {
 528              		.loc 1 248 5 is_stmt 1 view .LVU215
 248:Core/Src/stm32f1xx_hal_msp.c ****     {
 529              		.loc 1 248 9 is_stmt 0 view .LVU216
 530 0196 FFF7FEFF 		bl	HAL_DMA_Init
 531              	.LVL20:
 248:Core/Src/stm32f1xx_hal_msp.c ****     {
 532              		.loc 1 248 8 discriminator 1 view .LVU217
 533 019a A8B9     		cbnz	r0, .L27
 534              	.L15:
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 535              		.loc 1 255 5 is_stmt 1 view .LVU218
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 19


 536              		.loc 1 255 5 view .LVU219
 537 019c 3D4B     		ldr	r3, .L29+64
 538 019e 2363     		str	r3, [r4, #48]
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 539              		.loc 1 255 5 view .LVU220
 540 01a0 5C62     		str	r4, [r3, #36]
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 541              		.loc 1 255 5 view .LVU221
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 542              		.loc 1 256 5 view .LVU222
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 543              		.loc 1 256 5 view .LVU223
 544 01a2 A363     		str	r3, [r4, #56]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 545              		.loc 1 256 5 view .LVU224
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 546              		.loc 1 256 5 view .LVU225
 259:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 547              		.loc 1 259 5 view .LVU226
 548 01a4 0022     		movs	r2, #0
 549 01a6 1146     		mov	r1, r2
 550 01a8 3220     		movs	r0, #50
 551 01aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 552              	.LVL21:
 260:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspInit 1 */
 553              		.loc 1 260 5 view .LVU227
 554 01ae 3220     		movs	r0, #50
 555 01b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 556              	.LVL22:
 557 01b4 32E7     		b	.L5
 558              	.L24:
 199:Core/Src/stm32f1xx_hal_msp.c ****     }
 559              		.loc 1 199 7 view .LVU228
 560 01b6 FFF7FEFF 		bl	Error_Handler
 561              	.LVL23:
 562 01ba ADE7     		b	.L12
 563              	.L25:
 215:Core/Src/stm32f1xx_hal_msp.c ****     }
 564              		.loc 1 215 7 view .LVU229
 565 01bc FFF7FEFF 		bl	Error_Handler
 566              	.LVL24:
 567 01c0 C0E7     		b	.L13
 568              	.L26:
 231:Core/Src/stm32f1xx_hal_msp.c ****     }
 569              		.loc 1 231 7 view .LVU230
 570 01c2 FFF7FEFF 		bl	Error_Handler
 571              	.LVL25:
 572 01c6 D2E7     		b	.L14
 573              	.L27:
 250:Core/Src/stm32f1xx_hal_msp.c ****     }
 574              		.loc 1 250 7 view .LVU231
 575 01c8 FFF7FEFF 		bl	Error_Handler
 576              	.LVL26:
 577 01cc E6E7     		b	.L15
 578              	.LVL27:
 579              	.L20:
 271:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 20


 580              		.loc 1 271 5 view .LVU232
 581              	.LBB7:
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 582              		.loc 1 271 5 view .LVU233
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 583              		.loc 1 271 5 view .LVU234
 584 01ce 244B     		ldr	r3, .L29+12
 585 01d0 9A69     		ldr	r2, [r3, #24]
 586 01d2 42F40052 		orr	r2, r2, #8192
 587 01d6 9A61     		str	r2, [r3, #24]
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 588              		.loc 1 271 5 view .LVU235
 589 01d8 9B69     		ldr	r3, [r3, #24]
 590 01da 03F40053 		and	r3, r3, #8192
 591 01de 0393     		str	r3, [sp, #12]
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 592              		.loc 1 271 5 view .LVU236
 593 01e0 039B     		ldr	r3, [sp, #12]
 594              	.LBE7:
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 271 5 view .LVU237
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 596              		.loc 1 275 5 view .LVU238
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 597              		.loc 1 275 28 is_stmt 0 view .LVU239
 598 01e2 2E48     		ldr	r0, .L29+72
 599              	.LVL28:
 275:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 600              		.loc 1 275 28 view .LVU240
 601 01e4 2E4B     		ldr	r3, .L29+76
 602 01e6 0360     		str	r3, [r0]
 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 603              		.loc 1 276 5 is_stmt 1 view .LVU241
 276:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 604              		.loc 1 276 34 is_stmt 0 view .LVU242
 605 01e8 1023     		movs	r3, #16
 606 01ea 4360     		str	r3, [r0, #4]
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 607              		.loc 1 277 5 is_stmt 1 view .LVU243
 277:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 608              		.loc 1 277 34 is_stmt 0 view .LVU244
 609 01ec 0023     		movs	r3, #0
 610 01ee 8360     		str	r3, [r0, #8]
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 611              		.loc 1 278 5 is_stmt 1 view .LVU245
 278:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 612              		.loc 1 278 31 is_stmt 0 view .LVU246
 613 01f0 8022     		movs	r2, #128
 614 01f2 C260     		str	r2, [r0, #12]
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 615              		.loc 1 279 5 is_stmt 1 view .LVU247
 279:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 616              		.loc 1 279 44 is_stmt 0 view .LVU248
 617 01f4 4FF48072 		mov	r2, #256
 618 01f8 0261     		str	r2, [r0, #16]
 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 619              		.loc 1 280 5 is_stmt 1 view .LVU249
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 21


 280:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 620              		.loc 1 280 41 is_stmt 0 view .LVU250
 621 01fa 4361     		str	r3, [r0, #20]
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 622              		.loc 1 281 5 is_stmt 1 view .LVU251
 281:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 623              		.loc 1 281 29 is_stmt 0 view .LVU252
 624 01fc 8361     		str	r3, [r0, #24]
 282:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 625              		.loc 1 282 5 is_stmt 1 view .LVU253
 282:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 626              		.loc 1 282 33 is_stmt 0 view .LVU254
 627 01fe C361     		str	r3, [r0, #28]
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 628              		.loc 1 283 5 is_stmt 1 view .LVU255
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 629              		.loc 1 283 9 is_stmt 0 view .LVU256
 630 0200 FFF7FEFF 		bl	HAL_DMA_Init
 631              	.LVL29:
 283:Core/Src/stm32f1xx_hal_msp.c ****     {
 632              		.loc 1 283 8 discriminator 1 view .LVU257
 633 0204 18BB     		cbnz	r0, .L28
 634              	.L16:
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 635              		.loc 1 288 5 is_stmt 1 view .LVU258
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 636              		.loc 1 288 5 view .LVU259
 637 0206 254B     		ldr	r3, .L29+72
 638 0208 6362     		str	r3, [r4, #36]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 639              		.loc 1 288 5 view .LVU260
 640 020a 5C62     		str	r4, [r3, #36]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 641              		.loc 1 288 5 view .LVU261
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 642              		.loc 1 291 5 view .LVU262
 643 020c 0022     		movs	r2, #0
 644 020e 1146     		mov	r1, r2
 645 0210 2B20     		movs	r0, #43
 646 0212 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 647              	.LVL30:
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 648              		.loc 1 292 5 view .LVU263
 649 0216 2B20     		movs	r0, #43
 650 0218 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 651              	.LVL31:
 293:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 652              		.loc 1 293 5 view .LVU264
 653 021c 0022     		movs	r2, #0
 654 021e 1146     		mov	r1, r2
 655 0220 2C20     		movs	r0, #44
 656 0222 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 657              	.LVL32:
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 658              		.loc 1 294 5 view .LVU265
 659 0226 2C20     		movs	r0, #44
 660 0228 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 22


 661              	.LVL33:
 295:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 662              		.loc 1 295 5 view .LVU266
 663 022c 0022     		movs	r2, #0
 664 022e 1146     		mov	r1, r2
 665 0230 2D20     		movs	r0, #45
 666 0232 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 667              	.LVL34:
 296:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 668              		.loc 1 296 5 view .LVU267
 669 0236 2D20     		movs	r0, #45
 670 0238 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 671              	.LVL35:
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 672              		.loc 1 297 5 view .LVU268
 673 023c 0022     		movs	r2, #0
 674 023e 1146     		mov	r1, r2
 675 0240 2E20     		movs	r0, #46
 676 0242 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 677              	.LVL36:
 298:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspInit 1 */
 678              		.loc 1 298 5 view .LVU269
 679 0246 2E20     		movs	r0, #46
 680 0248 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 681              	.LVL37:
 682              		.loc 1 304 1 is_stmt 0 view .LVU270
 683 024c E6E6     		b	.L5
 684              	.L28:
 285:Core/Src/stm32f1xx_hal_msp.c ****     }
 685              		.loc 1 285 7 is_stmt 1 view .LVU271
 686 024e FFF7FEFF 		bl	Error_Handler
 687              	.LVL38:
 688 0252 D8E7     		b	.L16
 689              	.L30:
 690              		.align	2
 691              	.L29:
 692 0254 00040040 		.word	1073742848
 693 0258 000C0040 		.word	1073744896
 694 025c 00340140 		.word	1073820672
 695 0260 00100240 		.word	1073876992
 696 0264 00000000 		.word	hdma_tim3_ch1_trig
 697 0268 6C000240 		.word	1073873004
 698 026c 00000000 		.word	hdma_tim3_ch3
 699 0270 1C000240 		.word	1073872924
 700 0274 00000000 		.word	hdma_tim3_ch4_up
 701 0278 30000240 		.word	1073872944
 702 027c 00000000 		.word	hdma_tim5_ch1
 703 0280 58040240 		.word	1073874008
 704 0284 00000000 		.word	hdma_tim5_ch2
 705 0288 44040240 		.word	1073873988
 706 028c 00000000 		.word	hdma_tim5_ch3_up
 707 0290 1C040240 		.word	1073873948
 708 0294 00000000 		.word	hdma_tim5_ch4_trig
 709 0298 08040240 		.word	1073873928
 710 029c 00000000 		.word	hdma_tim8_ch1
 711 02a0 30040240 		.word	1073873968
 712              		.cfi_endproc
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 23


 713              	.LFE73:
 715              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 716              		.align	1
 717              		.global	HAL_TIM_MspPostInit
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 722              	HAL_TIM_MspPostInit:
 723              	.LVL39:
 724              	.LFB74:
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 307:Core/Src/stm32f1xx_hal_msp.c **** {
 725              		.loc 1 307 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 32
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		.loc 1 307 1 is_stmt 0 view .LVU273
 730 0000 30B5     		push	{r4, r5, lr}
 731              	.LCFI6:
 732              		.cfi_def_cfa_offset 12
 733              		.cfi_offset 4, -12
 734              		.cfi_offset 5, -8
 735              		.cfi_offset 14, -4
 736 0002 89B0     		sub	sp, sp, #36
 737              	.LCFI7:
 738              		.cfi_def_cfa_offset 48
 308:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 739              		.loc 1 308 3 is_stmt 1 view .LVU274
 740              		.loc 1 308 20 is_stmt 0 view .LVU275
 741 0004 0023     		movs	r3, #0
 742 0006 0493     		str	r3, [sp, #16]
 743 0008 0593     		str	r3, [sp, #20]
 744 000a 0693     		str	r3, [sp, #24]
 745 000c 0793     		str	r3, [sp, #28]
 309:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 746              		.loc 1 309 3 is_stmt 1 view .LVU276
 747              		.loc 1 309 10 is_stmt 0 view .LVU277
 748 000e 0368     		ldr	r3, [r0]
 749              		.loc 1 309 5 view .LVU278
 750 0010 2C4A     		ldr	r2, .L39
 751 0012 9342     		cmp	r3, r2
 752 0014 07D0     		beq	.L36
 310:Core/Src/stm32f1xx_hal_msp.c ****   {
 311:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
 312:Core/Src/stm32f1xx_hal_msp.c **** 
 313:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 315:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 316:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 317:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 318:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 319:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 320:Core/Src/stm32f1xx_hal_msp.c ****     */
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 323:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 24


 324:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 329:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 331:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 333:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 334:Core/Src/stm32f1xx_hal_msp.c ****   }
 335:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 753              		.loc 1 335 8 is_stmt 1 view .LVU279
 754              		.loc 1 335 10 is_stmt 0 view .LVU280
 755 0016 2C4A     		ldr	r2, .L39+4
 756 0018 9342     		cmp	r3, r2
 757 001a 2AD0     		beq	.L37
 336:Core/Src/stm32f1xx_hal_msp.c ****   {
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 0 */
 338:Core/Src/stm32f1xx_hal_msp.c **** 
 339:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 0 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 343:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM5_CH1
 344:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 345:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> TIM5_CH3
 346:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> TIM5_CH4
 347:Core/Src/stm32f1xx_hal_msp.c ****     */
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 349:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 351:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 352:Core/Src/stm32f1xx_hal_msp.c **** 
 353:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspPostInit 1 */
 354:Core/Src/stm32f1xx_hal_msp.c **** 
 355:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspPostInit 1 */
 356:Core/Src/stm32f1xx_hal_msp.c ****   }
 357:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM8)
 758              		.loc 1 357 8 is_stmt 1 view .LVU281
 759              		.loc 1 357 10 is_stmt 0 view .LVU282
 760 001c 2B4A     		ldr	r2, .L39+8
 761 001e 9342     		cmp	r3, r2
 762 0020 3BD0     		beq	.L38
 763              	.LVL40:
 764              	.L31:
 358:Core/Src/stm32f1xx_hal_msp.c ****   {
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspPostInit 0 */
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 361:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspPostInit 0 */
 362:Core/Src/stm32f1xx_hal_msp.c **** 
 363:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 364:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 365:Core/Src/stm32f1xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 366:Core/Src/stm32f1xx_hal_msp.c ****     */
 367:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 368:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 25


 369:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 370:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 371:Core/Src/stm32f1xx_hal_msp.c **** 
 372:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspPostInit 1 */
 373:Core/Src/stm32f1xx_hal_msp.c **** 
 374:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspPostInit 1 */
 375:Core/Src/stm32f1xx_hal_msp.c ****   }
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c **** }
 765              		.loc 1 377 1 view .LVU283
 766 0022 09B0     		add	sp, sp, #36
 767              	.LCFI8:
 768              		.cfi_remember_state
 769              		.cfi_def_cfa_offset 12
 770              		@ sp needed
 771 0024 30BD     		pop	{r4, r5, pc}
 772              	.LVL41:
 773              	.L36:
 774              	.LCFI9:
 775              		.cfi_restore_state
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 776              		.loc 1 314 5 is_stmt 1 view .LVU284
 777              	.LBB8:
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 778              		.loc 1 314 5 view .LVU285
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 779              		.loc 1 314 5 view .LVU286
 780 0026 2A4B     		ldr	r3, .L39+12
 781 0028 9A69     		ldr	r2, [r3, #24]
 782 002a 42F00402 		orr	r2, r2, #4
 783 002e 9A61     		str	r2, [r3, #24]
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 784              		.loc 1 314 5 view .LVU287
 785 0030 9A69     		ldr	r2, [r3, #24]
 786 0032 02F00402 		and	r2, r2, #4
 787 0036 0092     		str	r2, [sp]
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 788              		.loc 1 314 5 view .LVU288
 789 0038 009A     		ldr	r2, [sp]
 790              	.LBE8:
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 791              		.loc 1 314 5 view .LVU289
 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 792              		.loc 1 315 5 view .LVU290
 793              	.LBB9:
 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 794              		.loc 1 315 5 view .LVU291
 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 795              		.loc 1 315 5 view .LVU292
 796 003a 9A69     		ldr	r2, [r3, #24]
 797 003c 42F00802 		orr	r2, r2, #8
 798 0040 9A61     		str	r2, [r3, #24]
 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 799              		.loc 1 315 5 view .LVU293
 800 0042 9B69     		ldr	r3, [r3, #24]
 801 0044 03F00803 		and	r3, r3, #8
 802 0048 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 26


 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 803              		.loc 1 315 5 view .LVU294
 804 004a 019B     		ldr	r3, [sp, #4]
 805              	.LBE9:
 315:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 806              		.loc 1 315 5 view .LVU295
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 807              		.loc 1 321 5 view .LVU296
 321:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 808              		.loc 1 321 25 is_stmt 0 view .LVU297
 809 004c 4023     		movs	r3, #64
 810 004e 0493     		str	r3, [sp, #16]
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 811              		.loc 1 322 5 is_stmt 1 view .LVU298
 322:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 812              		.loc 1 322 26 is_stmt 0 view .LVU299
 813 0050 0224     		movs	r4, #2
 814 0052 0594     		str	r4, [sp, #20]
 323:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 815              		.loc 1 323 5 is_stmt 1 view .LVU300
 323:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 816              		.loc 1 323 27 is_stmt 0 view .LVU301
 817 0054 0794     		str	r4, [sp, #28]
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 818              		.loc 1 324 5 is_stmt 1 view .LVU302
 819 0056 04AD     		add	r5, sp, #16
 820 0058 2946     		mov	r1, r5
 821 005a 1E48     		ldr	r0, .L39+16
 822              	.LVL42:
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 823              		.loc 1 324 5 is_stmt 0 view .LVU303
 824 005c FFF7FEFF 		bl	HAL_GPIO_Init
 825              	.LVL43:
 326:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 826              		.loc 1 326 5 is_stmt 1 view .LVU304
 326:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 827              		.loc 1 326 25 is_stmt 0 view .LVU305
 828 0060 0323     		movs	r3, #3
 829 0062 0493     		str	r3, [sp, #16]
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 830              		.loc 1 327 5 is_stmt 1 view .LVU306
 327:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 831              		.loc 1 327 26 is_stmt 0 view .LVU307
 832 0064 0594     		str	r4, [sp, #20]
 328:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 833              		.loc 1 328 5 is_stmt 1 view .LVU308
 328:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 834              		.loc 1 328 27 is_stmt 0 view .LVU309
 835 0066 0794     		str	r4, [sp, #28]
 329:Core/Src/stm32f1xx_hal_msp.c **** 
 836              		.loc 1 329 5 is_stmt 1 view .LVU310
 837 0068 2946     		mov	r1, r5
 838 006a 1B48     		ldr	r0, .L39+20
 839 006c FFF7FEFF 		bl	HAL_GPIO_Init
 840              	.LVL44:
 841 0070 D7E7     		b	.L31
 842              	.LVL45:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 27


 843              	.L37:
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 844              		.loc 1 341 5 view .LVU311
 845              	.LBB10:
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 846              		.loc 1 341 5 view .LVU312
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 847              		.loc 1 341 5 view .LVU313
 848 0072 174B     		ldr	r3, .L39+12
 849 0074 9A69     		ldr	r2, [r3, #24]
 850 0076 42F00402 		orr	r2, r2, #4
 851 007a 9A61     		str	r2, [r3, #24]
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 852              		.loc 1 341 5 view .LVU314
 853 007c 9B69     		ldr	r3, [r3, #24]
 854 007e 03F00403 		and	r3, r3, #4
 855 0082 0293     		str	r3, [sp, #8]
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 856              		.loc 1 341 5 view .LVU315
 857 0084 029B     		ldr	r3, [sp, #8]
 858              	.LBE10:
 341:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 859              		.loc 1 341 5 view .LVU316
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 860              		.loc 1 348 5 view .LVU317
 348:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 861              		.loc 1 348 25 is_stmt 0 view .LVU318
 862 0086 0F23     		movs	r3, #15
 863 0088 0493     		str	r3, [sp, #16]
 349:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 864              		.loc 1 349 5 is_stmt 1 view .LVU319
 349:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 865              		.loc 1 349 26 is_stmt 0 view .LVU320
 866 008a 0223     		movs	r3, #2
 867 008c 0593     		str	r3, [sp, #20]
 350:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 868              		.loc 1 350 5 is_stmt 1 view .LVU321
 350:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 869              		.loc 1 350 27 is_stmt 0 view .LVU322
 870 008e 0793     		str	r3, [sp, #28]
 351:Core/Src/stm32f1xx_hal_msp.c **** 
 871              		.loc 1 351 5 is_stmt 1 view .LVU323
 872 0090 04A9     		add	r1, sp, #16
 873 0092 1048     		ldr	r0, .L39+16
 874              	.LVL46:
 351:Core/Src/stm32f1xx_hal_msp.c **** 
 875              		.loc 1 351 5 is_stmt 0 view .LVU324
 876 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 877              	.LVL47:
 878 0098 C3E7     		b	.L31
 879              	.LVL48:
 880              	.L38:
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 881              		.loc 1 363 5 is_stmt 1 view .LVU325
 882              	.LBB11:
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 883              		.loc 1 363 5 view .LVU326
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 28


 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 884              		.loc 1 363 5 view .LVU327
 885 009a 0D4B     		ldr	r3, .L39+12
 886 009c 9A69     		ldr	r2, [r3, #24]
 887 009e 42F01002 		orr	r2, r2, #16
 888 00a2 9A61     		str	r2, [r3, #24]
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 889              		.loc 1 363 5 view .LVU328
 890 00a4 9B69     		ldr	r3, [r3, #24]
 891 00a6 03F01003 		and	r3, r3, #16
 892 00aa 0393     		str	r3, [sp, #12]
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 893              		.loc 1 363 5 view .LVU329
 894 00ac 039B     		ldr	r3, [sp, #12]
 895              	.LBE11:
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 896              		.loc 1 363 5 view .LVU330
 367:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 367 5 view .LVU331
 367:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 898              		.loc 1 367 25 is_stmt 0 view .LVU332
 899 00ae 4023     		movs	r3, #64
 900 00b0 0493     		str	r3, [sp, #16]
 368:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 901              		.loc 1 368 5 is_stmt 1 view .LVU333
 368:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 902              		.loc 1 368 26 is_stmt 0 view .LVU334
 903 00b2 0223     		movs	r3, #2
 904 00b4 0593     		str	r3, [sp, #20]
 369:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 905              		.loc 1 369 5 is_stmt 1 view .LVU335
 369:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 906              		.loc 1 369 27 is_stmt 0 view .LVU336
 907 00b6 0793     		str	r3, [sp, #28]
 370:Core/Src/stm32f1xx_hal_msp.c **** 
 908              		.loc 1 370 5 is_stmt 1 view .LVU337
 909 00b8 04A9     		add	r1, sp, #16
 910 00ba 0848     		ldr	r0, .L39+24
 911              	.LVL49:
 370:Core/Src/stm32f1xx_hal_msp.c **** 
 912              		.loc 1 370 5 is_stmt 0 view .LVU338
 913 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL50:
 915              		.loc 1 377 1 view .LVU339
 916 00c0 AFE7     		b	.L31
 917              	.L40:
 918 00c2 00BF     		.align	2
 919              	.L39:
 920 00c4 00040040 		.word	1073742848
 921 00c8 000C0040 		.word	1073744896
 922 00cc 00340140 		.word	1073820672
 923 00d0 00100240 		.word	1073876992
 924 00d4 00080140 		.word	1073809408
 925 00d8 000C0140 		.word	1073810432
 926 00dc 00100140 		.word	1073811456
 927              		.cfi_endproc
 928              	.LFE74:
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 29


 930              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 931              		.align	1
 932              		.global	HAL_TIM_PWM_MspDeInit
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 937              	HAL_TIM_PWM_MspDeInit:
 938              	.LVL51:
 939              	.LFB75:
 378:Core/Src/stm32f1xx_hal_msp.c **** /**
 379:Core/Src/stm32f1xx_hal_msp.c ****   * @brief TIM_PWM MSP De-Initialization
 380:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 381:Core/Src/stm32f1xx_hal_msp.c ****   * @param htim_pwm: TIM_PWM handle pointer
 382:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 383:Core/Src/stm32f1xx_hal_msp.c ****   */
 384:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 385:Core/Src/stm32f1xx_hal_msp.c **** {
 940              		.loc 1 385 1 is_stmt 1 view -0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944              		.loc 1 385 1 is_stmt 0 view .LVU341
 945 0000 10B5     		push	{r4, lr}
 946              	.LCFI10:
 947              		.cfi_def_cfa_offset 8
 948              		.cfi_offset 4, -8
 949              		.cfi_offset 14, -4
 950 0002 0446     		mov	r4, r0
 386:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 951              		.loc 1 386 3 is_stmt 1 view .LVU342
 952              		.loc 1 386 14 is_stmt 0 view .LVU343
 953 0004 0368     		ldr	r3, [r0]
 954              		.loc 1 386 5 view .LVU344
 955 0006 2A4A     		ldr	r2, .L49
 956 0008 9342     		cmp	r3, r2
 957 000a 06D0     		beq	.L46
 387:Core/Src/stm32f1xx_hal_msp.c ****   {
 388:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 390:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 392:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 393:Core/Src/stm32f1xx_hal_msp.c **** 
 394:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 DMA DeInit */
 395:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 396:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_TRIGGER]);
 397:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
 398:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 399:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_UPDATE]);
 400:Core/Src/stm32f1xx_hal_msp.c **** 
 401:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 402:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 403:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 405:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 406:Core/Src/stm32f1xx_hal_msp.c ****   }
 407:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM5)
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 30


 958              		.loc 1 407 8 is_stmt 1 view .LVU345
 959              		.loc 1 407 10 is_stmt 0 view .LVU346
 960 000c 294A     		ldr	r2, .L49+4
 961 000e 9342     		cmp	r3, r2
 962 0010 1CD0     		beq	.L47
 408:Core/Src/stm32f1xx_hal_msp.c ****   {
 409:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 0 */
 410:Core/Src/stm32f1xx_hal_msp.c **** 
 411:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 0 */
 412:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 413:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA DeInit */
 416:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 417:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
 418:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
 419:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_UPDATE]);
 420:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 421:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_TRIGGER]);
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 423:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 424:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 425:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 426:Core/Src/stm32f1xx_hal_msp.c **** 
 427:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM5_MspDeInit 1 */
 428:Core/Src/stm32f1xx_hal_msp.c ****   }
 429:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM8)
 963              		.loc 1 429 8 is_stmt 1 view .LVU347
 964              		.loc 1 429 10 is_stmt 0 view .LVU348
 965 0012 294A     		ldr	r2, .L49+8
 966 0014 9342     		cmp	r3, r2
 967 0016 35D0     		beq	.L48
 968              	.LVL52:
 969              	.L41:
 430:Core/Src/stm32f1xx_hal_msp.c ****   {
 431:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspDeInit 0 */
 432:Core/Src/stm32f1xx_hal_msp.c **** 
 433:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspDeInit 0 */
 434:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 435:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 436:Core/Src/stm32f1xx_hal_msp.c **** 
 437:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM8 DMA DeInit */
 438:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC1]);
 439:Core/Src/stm32f1xx_hal_msp.c **** 
 440:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM8 interrupt DeInit */
 441:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_BRK_TIM12_IRQn);
 442:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 443:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 444:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 445:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspDeInit 1 */
 446:Core/Src/stm32f1xx_hal_msp.c **** 
 447:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END TIM8_MspDeInit 1 */
 448:Core/Src/stm32f1xx_hal_msp.c ****   }
 449:Core/Src/stm32f1xx_hal_msp.c **** 
 450:Core/Src/stm32f1xx_hal_msp.c **** }
 970              		.loc 1 450 1 view .LVU349
 971 0018 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 31


 972              	.LVL53:
 973              	.L46:
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 974              		.loc 1 392 5 is_stmt 1 view .LVU350
 975 001a 02F50332 		add	r2, r2, #134144
 976 001e D369     		ldr	r3, [r2, #28]
 977 0020 23F00203 		bic	r3, r3, #2
 978 0024 D361     		str	r3, [r2, #28]
 395:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_TRIGGER]);
 979              		.loc 1 395 5 view .LVU351
 980 0026 406A     		ldr	r0, [r0, #36]
 981              	.LVL54:
 395:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_TRIGGER]);
 982              		.loc 1 395 5 is_stmt 0 view .LVU352
 983 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 984              	.LVL55:
 396:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
 985              		.loc 1 396 5 is_stmt 1 view .LVU353
 986 002c A06B     		ldr	r0, [r4, #56]
 987 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 988              	.LVL56:
 397:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 989              		.loc 1 397 5 view .LVU354
 990 0032 E06A     		ldr	r0, [r4, #44]
 991 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 992              	.LVL57:
 398:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_UPDATE]);
 993              		.loc 1 398 5 view .LVU355
 994 0038 206B     		ldr	r0, [r4, #48]
 995 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 996              	.LVL58:
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 997              		.loc 1 399 5 view .LVU356
 998 003e 206A     		ldr	r0, [r4, #32]
 999 0040 FFF7FEFF 		bl	HAL_DMA_DeInit
 1000              	.LVL59:
 402:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1001              		.loc 1 402 5 view .LVU357
 1002 0044 1D20     		movs	r0, #29
 1003 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1004              	.LVL60:
 1005 004a E5E7     		b	.L41
 1006              	.LVL61:
 1007              	.L47:
 413:Core/Src/stm32f1xx_hal_msp.c **** 
 1008              		.loc 1 413 5 view .LVU358
 1009 004c 02F50132 		add	r2, r2, #132096
 1010 0050 D369     		ldr	r3, [r2, #28]
 1011 0052 23F00803 		bic	r3, r3, #8
 1012 0056 D361     		str	r3, [r2, #28]
 416:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
 1013              		.loc 1 416 5 view .LVU359
 1014 0058 406A     		ldr	r0, [r0, #36]
 1015              	.LVL62:
 416:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC2]);
 1016              		.loc 1 416 5 is_stmt 0 view .LVU360
 1017 005a FFF7FEFF 		bl	HAL_DMA_DeInit
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 32


 1018              	.LVL63:
 417:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC3]);
 1019              		.loc 1 417 5 is_stmt 1 view .LVU361
 1020 005e A06A     		ldr	r0, [r4, #40]
 1021 0060 FFF7FEFF 		bl	HAL_DMA_DeInit
 1022              	.LVL64:
 418:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_UPDATE]);
 1023              		.loc 1 418 5 view .LVU362
 1024 0064 E06A     		ldr	r0, [r4, #44]
 1025 0066 FFF7FEFF 		bl	HAL_DMA_DeInit
 1026              	.LVL65:
 419:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_CC4]);
 1027              		.loc 1 419 5 view .LVU363
 1028 006a 206A     		ldr	r0, [r4, #32]
 1029 006c FFF7FEFF 		bl	HAL_DMA_DeInit
 1030              	.LVL66:
 420:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_pwm->hdma[TIM_DMA_ID_TRIGGER]);
 1031              		.loc 1 420 5 view .LVU364
 1032 0070 206B     		ldr	r0, [r4, #48]
 1033 0072 FFF7FEFF 		bl	HAL_DMA_DeInit
 1034              	.LVL67:
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 1035              		.loc 1 421 5 view .LVU365
 1036 0076 A06B     		ldr	r0, [r4, #56]
 1037 0078 FFF7FEFF 		bl	HAL_DMA_DeInit
 1038              	.LVL68:
 424:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1039              		.loc 1 424 5 view .LVU366
 1040 007c 3220     		movs	r0, #50
 1041 007e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1042              	.LVL69:
 1043 0082 C9E7     		b	.L41
 1044              	.LVL70:
 1045              	.L48:
 435:Core/Src/stm32f1xx_hal_msp.c **** 
 1046              		.loc 1 435 5 view .LVU367
 1047 0084 02F55C42 		add	r2, r2, #56320
 1048 0088 9369     		ldr	r3, [r2, #24]
 1049 008a 23F40053 		bic	r3, r3, #8192
 1050 008e 9361     		str	r3, [r2, #24]
 438:Core/Src/stm32f1xx_hal_msp.c **** 
 1051              		.loc 1 438 5 view .LVU368
 1052 0090 406A     		ldr	r0, [r0, #36]
 1053              	.LVL71:
 438:Core/Src/stm32f1xx_hal_msp.c **** 
 1054              		.loc 1 438 5 is_stmt 0 view .LVU369
 1055 0092 FFF7FEFF 		bl	HAL_DMA_DeInit
 1056              	.LVL72:
 441:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 1057              		.loc 1 441 5 is_stmt 1 view .LVU370
 1058 0096 2B20     		movs	r0, #43
 1059 0098 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1060              	.LVL73:
 442:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 1061              		.loc 1 442 5 view .LVU371
 1062 009c 2C20     		movs	r0, #44
 1063 009e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 33


 1064              	.LVL74:
 443:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 1065              		.loc 1 443 5 view .LVU372
 1066 00a2 2D20     		movs	r0, #45
 1067 00a4 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1068              	.LVL75:
 444:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1069              		.loc 1 444 5 view .LVU373
 1070 00a8 2E20     		movs	r0, #46
 1071 00aa FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1072              	.LVL76:
 1073              		.loc 1 450 1 is_stmt 0 view .LVU374
 1074 00ae B3E7     		b	.L41
 1075              	.L50:
 1076              		.align	2
 1077              	.L49:
 1078 00b0 00040040 		.word	1073742848
 1079 00b4 000C0040 		.word	1073744896
 1080 00b8 00340140 		.word	1073820672
 1081              		.cfi_endproc
 1082              	.LFE75:
 1084              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1085              		.align	1
 1086              		.global	HAL_PCD_MspInit
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1091              	HAL_PCD_MspInit:
 1092              	.LVL77:
 1093              	.LFB76:
 451:Core/Src/stm32f1xx_hal_msp.c **** 
 452:Core/Src/stm32f1xx_hal_msp.c **** /**
 453:Core/Src/stm32f1xx_hal_msp.c ****   * @brief PCD MSP Initialization
 454:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 455:Core/Src/stm32f1xx_hal_msp.c ****   * @param hpcd: PCD handle pointer
 456:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 457:Core/Src/stm32f1xx_hal_msp.c ****   */
 458:Core/Src/stm32f1xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 459:Core/Src/stm32f1xx_hal_msp.c **** {
 1094              		.loc 1 459 1 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 8
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 460:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 1099              		.loc 1 460 3 view .LVU376
 1100              		.loc 1 460 10 is_stmt 0 view .LVU377
 1101 0000 0268     		ldr	r2, [r0]
 1102              		.loc 1 460 5 view .LVU378
 1103 0002 094B     		ldr	r3, .L58
 1104 0004 9A42     		cmp	r2, r3
 1105 0006 00D0     		beq	.L57
 1106 0008 7047     		bx	lr
 1107              	.L57:
 459:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 1108              		.loc 1 459 1 view .LVU379
 1109 000a 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 34


 1110              	.LCFI11:
 1111              		.cfi_def_cfa_offset 8
 461:Core/Src/stm32f1xx_hal_msp.c ****   {
 462:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspInit 0 */
 463:Core/Src/stm32f1xx_hal_msp.c **** 
 464:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspInit 0 */
 465:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 466:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 1112              		.loc 1 466 5 is_stmt 1 view .LVU380
 1113              	.LBB12:
 1114              		.loc 1 466 5 view .LVU381
 1115              		.loc 1 466 5 view .LVU382
 1116 000c 03F5DA33 		add	r3, r3, #111616
 1117 0010 DA69     		ldr	r2, [r3, #28]
 1118 0012 42F40002 		orr	r2, r2, #8388608
 1119 0016 DA61     		str	r2, [r3, #28]
 1120              		.loc 1 466 5 view .LVU383
 1121 0018 DB69     		ldr	r3, [r3, #28]
 1122 001a 03F40003 		and	r3, r3, #8388608
 1123 001e 0193     		str	r3, [sp, #4]
 1124              		.loc 1 466 5 view .LVU384
 1125 0020 019B     		ldr	r3, [sp, #4]
 1126              	.LBE12:
 1127              		.loc 1 466 5 view .LVU385
 467:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspInit 1 */
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 469:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspInit 1 */
 470:Core/Src/stm32f1xx_hal_msp.c **** 
 471:Core/Src/stm32f1xx_hal_msp.c ****   }
 472:Core/Src/stm32f1xx_hal_msp.c **** 
 473:Core/Src/stm32f1xx_hal_msp.c **** }
 1128              		.loc 1 473 1 is_stmt 0 view .LVU386
 1129 0022 02B0     		add	sp, sp, #8
 1130              	.LCFI12:
 1131              		.cfi_def_cfa_offset 0
 1132              		@ sp needed
 1133 0024 7047     		bx	lr
 1134              	.L59:
 1135 0026 00BF     		.align	2
 1136              	.L58:
 1137 0028 005C0040 		.word	1073765376
 1138              		.cfi_endproc
 1139              	.LFE76:
 1141              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1142              		.align	1
 1143              		.global	HAL_PCD_MspDeInit
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1148              	HAL_PCD_MspDeInit:
 1149              	.LVL78:
 1150              	.LFB77:
 474:Core/Src/stm32f1xx_hal_msp.c **** 
 475:Core/Src/stm32f1xx_hal_msp.c **** /**
 476:Core/Src/stm32f1xx_hal_msp.c ****   * @brief PCD MSP De-Initialization
 477:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 478:Core/Src/stm32f1xx_hal_msp.c ****   * @param hpcd: PCD handle pointer
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 35


 479:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 480:Core/Src/stm32f1xx_hal_msp.c ****   */
 481:Core/Src/stm32f1xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 482:Core/Src/stm32f1xx_hal_msp.c **** {
 1151              		.loc 1 482 1 is_stmt 1 view -0
 1152              		.cfi_startproc
 1153              		@ args = 0, pretend = 0, frame = 0
 1154              		@ frame_needed = 0, uses_anonymous_args = 0
 1155              		@ link register save eliminated.
 483:Core/Src/stm32f1xx_hal_msp.c ****   if(hpcd->Instance==USB)
 1156              		.loc 1 483 3 view .LVU388
 1157              		.loc 1 483 10 is_stmt 0 view .LVU389
 1158 0000 0268     		ldr	r2, [r0]
 1159              		.loc 1 483 5 view .LVU390
 1160 0002 054B     		ldr	r3, .L63
 1161 0004 9A42     		cmp	r2, r3
 1162 0006 00D0     		beq	.L62
 1163              	.L60:
 484:Core/Src/stm32f1xx_hal_msp.c ****   {
 485:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 0 */
 486:Core/Src/stm32f1xx_hal_msp.c **** 
 487:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspDeInit 0 */
 488:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 489:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 490:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 1 */
 491:Core/Src/stm32f1xx_hal_msp.c **** 
 492:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END USB_MspDeInit 1 */
 493:Core/Src/stm32f1xx_hal_msp.c ****   }
 494:Core/Src/stm32f1xx_hal_msp.c **** 
 495:Core/Src/stm32f1xx_hal_msp.c **** }
 1164              		.loc 1 495 1 view .LVU391
 1165 0008 7047     		bx	lr
 1166              	.L62:
 489:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN USB_MspDeInit 1 */
 1167              		.loc 1 489 5 is_stmt 1 view .LVU392
 1168 000a 044A     		ldr	r2, .L63+4
 1169 000c D369     		ldr	r3, [r2, #28]
 1170 000e 23F40003 		bic	r3, r3, #8388608
 1171 0012 D361     		str	r3, [r2, #28]
 1172              		.loc 1 495 1 is_stmt 0 view .LVU393
 1173 0014 F8E7     		b	.L60
 1174              	.L64:
 1175 0016 00BF     		.align	2
 1176              	.L63:
 1177 0018 005C0040 		.word	1073765376
 1178 001c 00100240 		.word	1073876992
 1179              		.cfi_endproc
 1180              	.LFE77:
 1182              		.text
 1183              	.Letext0:
 1184              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xg.h"
 1185              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1186              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1187              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1188              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1189              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1190              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 36


 1191              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_usb.h"
 1192              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pcd.h"
 1193              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1194              		.file 12 "Core/Inc/main.h"
ARM GAS  /var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:91     .text.HAL_MspInit:0000003c $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:97     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:103    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:692    .text.HAL_TIM_PWM_MspInit:00000254 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:716    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:722    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:920    .text.HAL_TIM_MspPostInit:000000c4 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:931    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:937    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1078   .text.HAL_TIM_PWM_MspDeInit:000000b0 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1085   .text.HAL_PCD_MspInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1091   .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1137   .text.HAL_PCD_MspInit:00000028 $d
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1142   .text.HAL_PCD_MspDeInit:00000000 $t
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1148   .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
/var/folders/t7/6h7kh3t5047c08d4xz5rz70m0000gn/T//ccwrC2Kk.s:1177   .text.HAL_PCD_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_tim3_ch1_trig
hdma_tim3_ch3
hdma_tim3_ch4_up
hdma_tim5_ch1
hdma_tim5_ch2
hdma_tim5_ch3_up
hdma_tim5_ch4_trig
hdma_tim8_ch1
HAL_GPIO_Init
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
