# Pipelined RISC-V CPU
This is my first personal project, a CPU based on the RISC-V architecture capable of arithmetic, load/store, and branch instructions.
## Architecture
This CPU is currently a single cycle CPU, my end goal is to pipline it to maximize throughput.
