# compile vhdl design source files
vhdl xil_defaultlib  "design_1_wrapper_func_synth.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/ipshared/user.org/trigger_logic_axi_v1_2/77e973d9/sim_1/new/tb_pulser.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/ipshared/user.org/phase_shift_40mhz_clk_gen_axi_v1_0/db1dbbe0/phase_shift_40MHz_clk_gen_axi.srcs/sim_1/new/clk_gen_tb.vhd"
vhdl xil_defaultlib  "../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"

# Do not sort compile order
nosort
