bb0
  0: StorageLive(_2)
    SourceInfo(regex-automata/src/util/wire.rs:779:9-779:14)
  1: StorageLive(_3)
    SourceInfo(regex-automata/src/util/wire.rs:779:27-779:64)
  2: StorageLive(_4)
    SourceInfo(regex-automata/src/util/wire.rs:779:27-779:53)
  3: StorageLive(_5)
    SourceInfo(regex-automata/src/util/wire.rs:779:32-779:53)
  4: StorageLive(_6)
    SourceInfo(regex-automata/src/util/wire.rs:779:27-779:32)
  5: _6 = &(*_1)
    SourceInfo(regex-automata/src/util/wire.rs:779:27-779:32)
  6: StorageLive(_7)
    SourceInfo(regex-automata/src/util/wire.rs:779:33-779:52)
  7: StorageLive(_8)
    SourceInfo(regex-automata/src/util/wire.rs:779:35-779:52)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:779:35-779:52)
      kind: _8 = core::mem::size_of::<u128>() -> [return: bb1, unwind: bb6]
  }
  preds []
  succs [bb1, bb6]

bb1
  0: _7 = core::ops::RangeTo::<usize> { end: move _8 }
    SourceInfo(regex-automata/src/util/wire.rs:779:33-779:52)
  1: StorageDead(_8)
    SourceInfo(regex-automata/src/util/wire.rs:779:51-779:52)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:779:32-779:53)
      kind: _5 = <[u8] as core::ops::Index<core::ops::RangeTo<usize>>>::index(move _6, move _7) -> [return: bb2, unwind: bb6]
  }
  preds [bb0]
  succs [bb2, bb6]

bb2
  0: _4 = &(*_5)
    SourceInfo(regex-automata/src/util/wire.rs:779:27-779:53)
  1: StorageDead(_7)
    SourceInfo(regex-automata/src/util/wire.rs:779:52-779:53)
  2: StorageDead(_6)
    SourceInfo(regex-automata/src/util/wire.rs:779:52-779:53)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:779:27-779:64)
      kind: _3 = <&[u8] as core::convert::TryInto<[u8; 16]>>::try_into(move _4) -> [return: bb3, unwind: bb6]
  }
  preds [bb1]
  succs [bb3, bb6]

bb3
  0: StorageDead(_4)
    SourceInfo(regex-automata/src/util/wire.rs:779:63-779:64)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:779:27-779:73)
      kind: _2 = core::result::Result::<[u8; 16], core::array::TryFromSliceError>::unwrap(move _3) -> [return: bb4, unwind: bb6]
  }
  preds [bb2]
  succs [bb4, bb6]

bb4
  0: StorageDead(_3)
    SourceInfo(regex-automata/src/util/wire.rs:779:72-779:73)
  1: FakeRead(ForLet(None), _2)
    SourceInfo(regex-automata/src/util/wire.rs:779:9-779:14)
  2: AscribeUserType(_2, o, UserTypeProjection { base: UserType(1), projs: [] })
    SourceInfo(regex-automata/src/util/wire.rs:779:16-779:24)
  3: StorageDead(_5)
    SourceInfo(regex-automata/src/util/wire.rs:779:73-779:74)
  4: StorageLive(_9)
    SourceInfo(regex-automata/src/util/wire.rs:780:25-780:30)
  5: _9 = _2
    SourceInfo(regex-automata/src/util/wire.rs:780:25-780:30)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:780:5-780:31)
      kind: _0 = core::num::<impl u128>::from_ne_bytes(move _9) -> [return: bb5, unwind: bb6]
  }
  preds [bb3]
  succs [bb5, bb6]

bb5
  0: StorageDead(_9)
    SourceInfo(regex-automata/src/util/wire.rs:780:30-780:31)
  1: StorageDead(_2)
    SourceInfo(regex-automata/src/util/wire.rs:781:1-781:2)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:781:2-781:2)
      kind: return
  }
  preds [bb4]
  succs []

bb6
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:778:1-781:2)
      kind: resume
  }
  preds [bb0, bb1, bb2, bb3, bb4]
  succs []

