{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545023998738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545023998741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 22:19:58 2018 " "Processing started: Sun Dec 16 22:19:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545023998741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545023998741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tippytop -c tippytop " "Command: quartus_map --read_settings_files=on --write_settings_files=off tippytop -c tippytop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545023998741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545023999215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545023999215 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "audio_sample.qsys " "Elaborating Platform Designer system entity \"audio_sample.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024006665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:09 Progress: Loading audio_codec5/audio_sample.qsys " "2018.12.16.22:20:09 Progress: Loading audio_codec5/audio_sample.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024009734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:10 Progress: Reading input file " "2018.12.16.22:20:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024010008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:10 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2018.12.16.22:20:10 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024010067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:10 Progress: Parameterizing module audio_0 " "2018.12.16.22:20:10 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024010746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:10 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2018.12.16.22:20:10 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024010748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Parameterizing module audio_and_video_config_0 " "2018.12.16.22:20:11 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\] " "2018.12.16.22:20:11 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Parameterizing module audio_pll_0 " "2018.12.16.22:20:11 Progress: Parameterizing module audio_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Adding clk_0 \[clock_source 18.0\] " "2018.12.16.22:20:11 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Parameterizing module clk_0 " "2018.12.16.22:20:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Building connections " "2018.12.16.22:20:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Parameterizing connections " "2018.12.16.22:20:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:11 Progress: Validating " "2018.12.16.22:20:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024011266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.16.22:20:13 Progress: Done reading input file " "2018.12.16.22:20:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024013226 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_sample.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink " "Audio_sample.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024013513 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_sample.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink " "Audio_sample.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024013513 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Audio_sample.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master " "Audio_sample.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024013513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_sample: Generating audio_sample \"audio_sample\" for QUARTUS_SYNTH " "Audio_sample: Generating audio_sample \"audio_sample\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024013922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024014518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"audio_sample\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"audio_sample\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024014565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024014579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"audio_sample\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"audio_sample\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024014629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll_0: \"audio_sample\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\" " "Audio_pll_0: \"audio_sample\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"audio_sample\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"audio_sample\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_sample: Done \"audio_sample\" with 7 modules, 29 files " "Audio_sample: Done \"audio_sample\" with 7 modules, 29 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015064 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "audio_sample.qsys " "Finished elaborating Platform Designer system entity \"audio_sample.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024015849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/cpudatapath/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/cpudatapath/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/vga/vga_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/vga_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_wrapper " "Found entity 1: vga_wrapper" {  } { { "../vga/vga_wrapper.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/vga/vga_640by480.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/vga_640by480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640by480 " "Found entity 1: vga_640by480" {  } { { "../vga/vga_640by480.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/vga/bitgen_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/vga/bitgen_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen_piano " "Found entity 1: bitgen_piano" {  } { { "../vga/bitgen_piano.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LD_mux ld_mux cpuDatapath.v(87) " "Verilog HDL Declaration information at cpuDatapath.v(87): object \"LD_mux\" differs only in case from object \"ld_mux\" in the same scope" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545024015935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_mux pc_mux cpuDatapath.v(87) " "Verilog HDL Declaration information at cpuDatapath.v(87): object \"PC_mux\" differs only in case from object \"pc_mux\" in the same scope" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545024015935 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../cpuDatapath/cpuDatapath.v " "Entity \"mux\" obtained from \"../cpuDatapath/cpuDatapath.v\" instead of from Quartus Prime megafunction library" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 23 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1545024015937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/cpudatapath/cpudatapath.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/jonathan/documents/school/ece-3710/cpudatapath/cpudatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015937 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015937 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpuDatapath " "Found entity 3: cpuDatapath" {  } { { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/audio_codec5/tonegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/audio_codec5/tonegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/audio_codec5/audio_gen_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/audio_codec5/audio_gen_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_gen_top " "Found entity 1: audio_gen_top" {  } { { "../audio_codec5/audio_gen_top.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/alu/wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/alu/wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "../alu/wrap.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/alu/wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/alu/_3710alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/alu/_3710alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3710alu " "Found entity 1: _3710alu" {  } { { "../alu/_3710alu.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/alu/_3710alu.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/regfile/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jonathan/documents/school/ece-3710/regfile/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu_datapath " "Found entity 1: cpu_alu_datapath" {  } { { "../regFile/Wrapper.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/Wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathan/documents/school/ece-3710/regfile/regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/jonathan/documents/school/ece-3710/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015961 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015961 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegBank " "Found entity 3: RegBank" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015961 ""} { "Info" "ISGN_ENTITY_NAME" "4 flagsUpdate " "Found entity 4: flagsUpdate" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tippytop.v 1 1 " "Found 1 design units, including 1 entities, in source file tippytop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tippytop " "Found entity 1: tippytop" {  } { { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tippytop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tippytop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tippytop_tb " "Found entity 1: tippytop_tb" {  } { { "tippytop_tb.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/audio_sample.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/audio_sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample " "Found entity 1: audio_sample" {  } { { "db/ip/audio_sample/audio_sample.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/audio_sample/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/audio_sample/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015982 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024015983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024015997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024015997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/audio_sample/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/audio_sample/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/audio_sample_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_audio_0 " "Found entity 1: audio_sample_audio_0" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_0.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_audio_and_video_config_0 " "Found entity 1: audio_sample_audio_and_video_config_0" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_audio_pll_0 " "Found entity 1: audio_sample_audio_pll_0" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_audio_pll_0_audio_pll " "Found entity 1: audio_sample_audio_pll_0_audio_pll" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ready audio_gen_top.v(18) " "Verilog HDL Implicit Net warning at audio_gen_top.v(18): created implicit net for \"left_ready\"" {  } { { "../audio_codec5/audio_gen_top.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ready audio_gen_top.v(19) " "Verilog HDL Implicit Net warning at audio_gen_top.v(19): created implicit net for \"right_ready\"" {  } { { "../audio_codec5/audio_gen_top.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_valid audio_gen_top.v(21) " "Verilog HDL Implicit Net warning at audio_gen_top.v(21): created implicit net for \"sample_valid\"" {  } { { "../audio_codec5/audio_gen_top.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tippytop " "Elaborating entity \"tippytop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545024016170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_wrapper vga_wrapper:vga_wrapper " "Elaborating entity \"vga_wrapper\" for hierarchy \"vga_wrapper:vga_wrapper\"" {  } { { "tippytop.v" "vga_wrapper" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640by480 vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl " "Elaborating entity \"vga_640by480\" for hierarchy \"vga_wrapper:vga_wrapper\|vga_640by480:vga_ctrl\"" {  } { { "../vga/vga_wrapper.v" "vga_ctrl" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_640by480.v(76) " "Verilog HDL assignment warning at vga_640by480.v(76): truncated value with size 32 to match size of target (11)" {  } { { "../vga/vga_640by480.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016175 "|tippytop|vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_640by480.v(106) " "Verilog HDL assignment warning at vga_640by480.v(106): truncated value with size 32 to match size of target (11)" {  } { { "../vga/vga_640by480.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_640by480.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016175 "|tippytop|vga_wrapper:vga_wrapper|vga_640by480:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitgen_piano vga_wrapper:vga_wrapper\|bitgen_piano:vga_bitgen " "Elaborating entity \"bitgen_piano\" for hierarchy \"vga_wrapper:vga_wrapper\|bitgen_piano:vga_bitgen\"" {  } { { "../vga/vga_wrapper.v" "vga_bitgen" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/vga_wrapper.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitgen_piano.v(28) " "Verilog HDL assignment warning at bitgen_piano.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../vga/bitgen_piano.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016178 "|tippytop|vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bitgen_piano.v(18) " "Verilog HDL Always Construct warning at bitgen_piano.v(18): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../vga/bitgen_piano.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/vga/bitgen_piano.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545024016178 "|tippytop|vga_wrapper:vga_wrapper|bitgen_piano:vga_bitgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_gen_top audio_gen_top:audio_gen_top " "Elaborating entity \"audio_gen_top\" for hierarchy \"audio_gen_top:audio_gen_top\"" {  } { { "tippytop.v" "audio_gen_top" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegen audio_gen_top:audio_gen_top\|tonegen:tg1 " "Elaborating entity \"tonegen\" for hierarchy \"audio_gen_top:audio_gen_top\|tonegen:tg1\"" {  } { { "../audio_codec5/audio_gen_top.v" "tg1" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(58) " "Verilog HDL assignment warning at tonegen.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(59) " "Verilog HDL assignment warning at tonegen.v(59): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(60) " "Verilog HDL assignment warning at tonegen.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(61) " "Verilog HDL assignment warning at tonegen.v(61): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(62) " "Verilog HDL assignment warning at tonegen.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(63) " "Verilog HDL assignment warning at tonegen.v(63): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(64) " "Verilog HDL assignment warning at tonegen.v(64): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(65) " "Verilog HDL assignment warning at tonegen.v(65): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(66) " "Verilog HDL assignment warning at tonegen.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016182 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(67) " "Verilog HDL assignment warning at tonegen.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(68) " "Verilog HDL assignment warning at tonegen.v(68): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(69) " "Verilog HDL assignment warning at tonegen.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(70) " "Verilog HDL assignment warning at tonegen.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(71) " "Verilog HDL assignment warning at tonegen.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tonegen.v(83) " "Verilog HDL assignment warning at tonegen.v(83): truncated value with size 32 to match size of target (11)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tonegen.v(122) " "Verilog HDL assignment warning at tonegen.v(122): truncated value with size 32 to match size of target (16)" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 tonegen.v(12) " "Net \"sine.data_a\" at tonegen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 tonegen.v(12) " "Net \"sine.waddr_a\" at tonegen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 tonegen.v(12) " "Net \"sine.we_a\" at tonegen.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../audio_codec5/tonegen.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545024016183 "|tippytop|audio_gen_top:audio_gen_top|tonegen:tg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample audio_gen_top:audio_gen_top\|audio_sample:aud_sample " "Elaborating entity \"audio_sample\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\"" {  } { { "../audio_codec5/audio_gen_top.v" "aud_sample" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/audio_gen_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample_audio_0 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0 " "Elaborating entity \"audio_sample_audio_0\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\"" {  } { { "db/ip/audio_sample/audio_sample.v" "audio_0" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_0.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/audio_sample/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/audio_sample/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016364 ""}  } { { "db/ip/audio_sample/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545024016364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024016631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample_audio_and_video_config_0 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"audio_sample_audio_and_video_config_0\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "db/ip/audio_sample/audio_sample.v" "audio_and_video_config_0" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016815 "|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016830 "|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024016833 "|tippytop|audio_gen_top:audio_gen_top|audio_sample:aud_sample|audio_sample_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample_audio_pll_0 audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0 " "Elaborating entity \"audio_sample_audio_pll_0\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\"" {  } { { "db/ip/audio_sample/audio_sample.v" "audio_pll_0" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample_audio_pll_0_audio_pll audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"audio_sample_audio_pll_0_audio_pll\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" "audio_pll" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016871 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545024016873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|audio_sample_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024016873 ""}  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545024016873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/audio_sample_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/audio_sample/audio_sample.v" "rst_controller" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/audio_sample.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/audio_sample/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/audio_sample/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuDatapath cpuDatapath:cpuDatapath " "Elaborating entity \"cpuDatapath\" for hierarchy \"cpuDatapath:cpuDatapath\"" {  } { { "tippytop.v" "cpuDatapath" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpuDatapath:cpuDatapath\|mux:ld_mux " "Elaborating entity \"mux\" for hierarchy \"cpuDatapath:cpuDatapath\|mux:ld_mux\"" {  } { { "../cpuDatapath/cpuDatapath.v" "ld_mux" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpuDatapath:cpuDatapath\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"cpuDatapath:cpuDatapath\|pc:programcounter\"" {  } { { "../cpuDatapath/cpuDatapath.v" "programcounter" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM cpuDatapath:cpuDatapath\|FSM:mainFsm " "Elaborating entity \"FSM\" for hierarchy \"cpuDatapath:cpuDatapath\|FSM:mainFsm\"" {  } { { "../cpuDatapath/cpuDatapath.v" "mainFsm" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016898 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(256) " "Verilog HDL Always Construct warning at FSM.v(256): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(270) " "Verilog HDL Always Construct warning at FSM.v(270): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(271) " "Verilog HDL Always Construct warning at FSM.v(271): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(301) " "Verilog HDL Always Construct warning at FSM.v(301): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(302) " "Verilog HDL Always Construct warning at FSM.v(302): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(315) " "Verilog HDL Always Construct warning at FSM.v(315): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(316) " "Verilog HDL Always Construct warning at FSM.v(316): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(343) " "Verilog HDL Always Construct warning at FSM.v(343): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(344) " "Verilog HDL Always Construct warning at FSM.v(344): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT1 FSM.v(359) " "Verilog HDL Always Construct warning at FSM.v(359): variable \"DOUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(396) " "Verilog HDL Always Construct warning at FSM.v(396): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(442) " "Verilog HDL Always Construct warning at FSM.v(442): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 442 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT1 FSM.v(217) " "Verilog HDL Always Construct warning at FSM.v(217): inferring latch(es) for variable \"DOUT1\", which holds its previous value in one or more paths through the always construct" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[0\] FSM.v(217) " "Inferred latch for \"DOUT1\[0\]\" at FSM.v(217)" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[1\] FSM.v(217) " "Inferred latch for \"DOUT1\[1\]\" at FSM.v(217)" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[2\] FSM.v(217) " "Inferred latch for \"DOUT1\[2\]\" at FSM.v(217)" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[3\] FSM.v(217) " "Inferred latch for \"DOUT1\[3\]\" at FSM.v(217)" {  } { { "../cpuDatapath/FSM.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024016899 "|tippytop|cpuDatapath:cpuDatapath|FSM:mainFsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank cpuDatapath:cpuDatapath\|RegBank:reg_bank " "Elaborating entity \"RegBank\" for hierarchy \"cpuDatapath:cpuDatapath\|RegBank:reg_bank\"" {  } { { "../cpuDatapath/cpuDatapath.v" "reg_bank" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in1 regfile.v(89) " "Verilog HDL or VHDL warning at regfile.v(89): object \"in1\" assigned a value but never read" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545024016902 "|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in2 regfile.v(90) " "Verilog HDL or VHDL warning at regfile.v(90): object \"in2\" assigned a value but never read" {  } { { "../regFile/regfile.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545024016902 "|tippytop|cpuDatapath:cpuDatapath|RegBank:reg_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpuDatapath:cpuDatapath\|RegBank:reg_bank\|regfile:Inst0 " "Elaborating entity \"regfile\" for hierarchy \"cpuDatapath:cpuDatapath\|RegBank:reg_bank\|regfile:Inst0\"" {  } { { "../regFile/regfile.v" "Inst0" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/regFile/regfile.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16to1 cpuDatapath:cpuDatapath\|Mux16to1:muxA " "Elaborating entity \"Mux16to1\" for hierarchy \"cpuDatapath:cpuDatapath\|Mux16to1:muxA\"" {  } { { "../cpuDatapath/cpuDatapath.v" "muxA" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3710alu cpuDatapath:cpuDatapath\|_3710alu:alu " "Elaborating entity \"_3710alu\" for hierarchy \"cpuDatapath:cpuDatapath\|_3710alu:alu\"" {  } { { "../cpuDatapath/cpuDatapath.v" "alu" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsUpdate cpuDatapath:cpuDatapath\|flagsUpdate:flags " "Elaborating entity \"flagsUpdate\" for hierarchy \"cpuDatapath:cpuDatapath\|flagsUpdate:flags\"" {  } { { "../cpuDatapath/cpuDatapath.v" "flags" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpuDatapath:cpuDatapath\|memory:cpuDataMem " "Elaborating entity \"memory\" for hierarchy \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\"" {  } { { "../cpuDatapath/cpuDatapath.v" "cpuDataMem" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024016931 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 65535 memory.v(38) " "Verilog HDL warning at memory.v(38): number of words (4) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../memory/memory.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1545024017168 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:Keyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:Keyboard\"" {  } { { "tippytop.v" "Keyboard" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024094593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "noteKill Keyboard.v(6) " "Verilog HDL or VHDL warning at Keyboard.v(6): object \"noteKill\" assigned a value but never read" {  } { { "Keyboard.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545024094594 "|tippytop|Keyboard:Keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyboard.v(41) " "Verilog HDL assignment warning at Keyboard.v(41): truncated value with size 32 to match size of target (4)" {  } { { "Keyboard.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/Keyboard.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545024094594 "|tippytop|Keyboard:Keyboard"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram_rtl_0 " "Inferred RAM node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545024095085 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram " "RAM logic \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../memory/memory.v" "ram" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/memory/memory.v" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545024095085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"audio_gen_top:audio_gen_top\|audio_sample:aud_sample\|audio_sample_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/ip/audio_sample/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545024095085 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_gen_top:audio_gen_top\|tonegen:tg1\|sine " "RAM logic \"audio_gen_top:audio_gen_top\|tonegen:tg1\|sine\" is uninferred due to inappropriate RAM size" {  } { { "../audio_codec5/tonegen.v" "sine" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/audio_codec5/tonegen.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1545024095085 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545024095085 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/tippytop.ram0_tonegen_709010c4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/tippytop.ram0_tonegen_709010c4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545024095088 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tippytop.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/tippytop.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545024095731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545024095731 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545024095731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024095792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tippytop.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tippytop.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545024095792 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545024095792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmn1 " "Found entity 1: altsyncram_vmn1" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024095855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024095855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024095904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024095904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024095944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024095944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545024095987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024095987 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a0 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a1 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a2 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a3 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a4 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a5 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a6 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a7 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a8 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a9 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a10 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a11 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a12 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a13 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a14 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a15 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a16 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a17 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a18 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a19 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a20 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a21 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a22 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a23 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a24 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a25 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a26 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a27 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a28 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a29 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a30 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a31 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a32 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a33 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a34 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a35 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a36 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a37 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a38 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a39 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a40 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a41 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a42 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a43 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a44 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a45 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a46 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a47 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a48 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a49 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a50 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a51 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a52 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a53 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a54 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a55 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a56 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a57 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a58 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a59 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a60 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 1968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a61 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a62 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a63 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a64 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a65 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a66 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a67 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a68 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a69 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a70 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a71 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a72 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a73 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a74 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a75 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a76 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a77 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a78 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a79 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a80 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a81 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a82 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a83 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a84 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a85 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a86 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a87 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a88 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a89 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a90 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a91 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a92 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 2992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a93 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a94 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a95 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a96 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a97 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a98 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a99 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a100 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a101 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a102 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a103 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a104 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a105 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a106 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a107 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a108 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a109 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a110 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a111 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a112 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a113 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a114 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a115 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a116 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a117 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a118 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a119 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a120 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a121 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a122 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a123 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 3984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a124 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 4016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a125 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a126 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 4080 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a127 " "Synthesized away node \"cpuDatapath:cpuDatapath\|memory:cpuDataMem\|altsyncram:ram_rtl_0\|altsyncram_vmn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_vmn1.tdf" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/db/altsyncram_vmn1.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../cpuDatapath/cpuDatapath.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/cpuDatapath/cpuDatapath.v" 266 0 0 } } { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096095 "|tippytop|cpuDatapath:cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_vmn1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1545024096095 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1545024096095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545024096180 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bright " "Inserted always-enabled tri-state buffer between \"bright\" and its non-tri-state driver." {  } { { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1545024096208 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1545024096208 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bright " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"bright\" is moved to its source" {  } { { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1545024096210 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1545024096210 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bright~synth " "Node \"bright~synth\"" {  } { { "tippytop.v" "" { Text "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/tippytop.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545024096458 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545024096458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545024096540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "325 " "325 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545024096876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/output_files/tippytop.map.smsg " "Generated suppressed messages file C:/Users/Jonathan/Documents/School/ECE-3710/tippytop/output_files/tippytop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024096966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545024097198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545024097198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "654 " "Implemented 654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545024097348 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545024097348 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545024097348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "583 " "Implemented 583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545024097348 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545024097348 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1545024097348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545024097348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545024097407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 22:21:37 2018 " "Processing ended: Sun Dec 16 22:21:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545024097407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545024097407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545024097407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545024097407 ""}
