v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=Project
T 55200 42000 5 20 1 1 0 0 1
title1=Schematic
T 55200 41500 5 20 1 1 0 0 1
title2=Diagram
T 55900 40700 5 14 1 1 0 1 1
file=File.sch
T 63700 40700 5 14 1 1 0 4 1
page=0
T 64700 40700 5 14 1 1 0 4 1
pageof=0
T 64200 42300 5 14 1 1 0 4 1
revision=0.0
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Author
}
C 40800 57900 1 0 0 spice-directive-1.sym
{
T 40900 58200 5 10 0 1 0 0 1
device=directive
T 40900 58300 5 10 1 1 0 0 1
refdes=A1
T 40800 56500 5 10 1 1 0 0 8
value=.OPTIONS ABSTOL=1nA VNTOL=1uV CHGTOL=1pC ITL1=150 ITL2=150 ITL4=500 RELTOL=0.001

.CONTROL
  *OP
  DC VCC_MEM 1 7 0.01
  PLOT V(vcc_mem) V(out) V(gate)
.ENDC

}
C 50000 53900 1 0 0 vdc-1.sym
{
T 50000 55300 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 50000 55500 5 10 0 0 0 0 1
footprint=none
T 50800 54500 5 10 1 1 0 0 1
refdes=V1
T 50800 54300 5 10 1 1 0 0 1
value=DC 3.3V
}
C 50200 53500 1 0 0 GND-1.sym
C 50200 54900 1 0 0 VCC-1.sym
N 51700 48100 53000 48100 4
{
T 51800 48150 5 10 1 1 0 0 1
netname=vcc_mem
}
C 50300 47900 1 270 1 GND-1.sym
C 53000 47100 1 0 0 SPICE_OPAMP-1.sym
{
T 53300 48700 5 10 0 0 0 0 1
symversion=1.0
T 53300 48900 5 10 0 0 0 0 1
device=IC
T 53300 48600 5 10 1 1 180 8 1
refdes=XU1
T 53300 48400 5 10 1 1 180 8 1
model-name=LM393
T 54500 47100 5 8 1 0 180 2 1
file=LM393.cir
}
N 52500 47300 53000 47300 4
N 54800 47700 57200 47700 4
{
T 55500 47750 5 10 1 1 0 0 1
netname=gate
}
C 55100 48000 1 270 1 res-1.sym
{
T 55800 48200 5 10 0 0 90 2 1
symversion=1.1
T 56000 48200 5 10 0 0 90 2 1
device=RESISTOR
T 56200 48200 5 10 0 0 90 2 1
footprint=ACY100
T 54850 48200 5 10 1 1 90 0 1
refdes=R3
T 55050 48200 5 10 1 1 90 0 1
value=3.3k
}
N 55200 48000 55200 47700 4
C 54600 53600 1 0 0 SPICE_OPAMP_pwr-1.sym
{
T 54600 56000 5 10 0 0 0 0 1
symversion=1.0
T 54600 56200 5 10 0 0 0 0 1
device=IC
T 54600 55800 5 10 0 0 0 0 1
model-name=LM393
T 54500 54300 5 10 1 1 0 0 1
refdes=XU1
T 54500 54500 5 8 1 0 0 0 1
file=LM393.cir
}
C 54600 53200 1 0 0 GND-1.sym
C 50700 48500 1 270 0 vdc-1.sym
{
T 50800 48700 5 10 1 1 0 0 1
refdes=VCC_MEM
T 52100 48500 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 52300 48500 5 10 0 0 270 0 1
footprint=none
T 50800 48500 5 10 1 1 0 0 1
value=DC 0
}
C 51600 53900 1 0 0 vdc-1.sym
{
T 51600 55300 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 51600 55500 5 10 0 0 0 0 1
footprint=none
T 52400 54500 5 10 1 1 0 0 1
refdes=V2
T 52400 54300 5 10 1 1 0 0 1
value=DC 8V
}
C 51800 53500 1 0 0 GND-1.sym
C 51800 54900 1 0 0 PWR_BAR-1.sym
{
T 52000 55150 8 10 1 1 0 3 1
value=VCC_MEM_SRC
T 52186 54890 5 10 0 0 0 0 1
net=VCC_MEM_SRC:1
}
C 51000 47100 1 90 0 VCC-1.sym
C 52500 47200 1 0 1 res-1.sym
{
T 52300 47900 5 10 0 0 180 2 1
symversion=1.1
T 52300 48100 5 10 0 0 180 2 1
device=RESISTOR
T 52300 48300 5 10 0 0 180 2 1
footprint=ACY100
T 51700 47650 5 10 1 1 180 8 1
refdes=R1
T 51700 47450 5 10 1 1 180 8 1
value=3.3k
}
N 51000 47300 51500 47300 4
N 52800 47300 52800 46400 4
N 52800 46400 53500 46400 4
C 54500 46300 1 0 1 res-1.sym
{
T 54300 47000 5 10 0 0 180 2 1
symversion=1.1
T 54300 47200 5 10 0 0 180 2 1
device=RESISTOR
T 54300 47400 5 10 0 0 180 2 1
footprint=ACY100
T 53700 46750 5 10 1 1 180 8 1
refdes=R2
T 53700 46550 5 10 1 1 180 8 1
value=100k
}
N 54500 46400 55200 46400 4
N 55200 46400 55200 47700 4
C 55000 49000 1 0 0 PWR_BAR-1.sym
{
T 55200 49250 8 10 1 1 0 3 1
value=VCC_MEM_SRC
T 55386 48990 5 10 0 0 0 0 1
net=VCC_MEM_SRC:1
}
C 54600 55200 1 0 0 PWR_BAR-1.sym
{
T 54800 55450 8 10 1 1 0 3 1
value=VCC_MEM_SRC
T 54986 55190 5 10 0 0 0 0 1
net=VCC_MEM_SRC:1
}
C 57500 49500 1 90 0 SPICE_NMOSFET-1.sym
{
T 56500 50700 5 10 1 1 0 0 1
refdes=XT1
T 55900 49700 5 10 0 0 90 0 1
symversion=1.0
T 55700 49700 5 10 0 0 90 0 1
device=TRANSISTOR
T 56500 50500 5 10 1 1 0 0 1
model-name=BSS806N_L0
T 56500 50300 5 8 1 1 0 0 1
file=OptiMOS2_20V.lib
}
N 57200 47700 57200 49500 4
N 52800 48100 52800 50000 4
N 52800 50000 56500 50000 4
C 55800 50900 1 270 1 SPICE_PMOSFET-1.sym
{
T 55900 52100 5 10 1 1 0 0 1
refdes=XT2
T 57400 51100 5 10 0 0 90 2 1
symversion=1.0
T 57600 51100 5 10 0 0 90 2 1
device=TRANSISTOR
T 55900 51900 5 10 1 1 0 0 1
model-name=DMP2305U
T 55900 51700 5 8 1 1 0 0 1
file=DMP2305U.cir
}
N 56100 47700 56100 50900 4
C 55500 51200 1 90 0 VCC-1.sym
N 55500 51400 55800 51400 4
C 59200 48100 1 270 1 res-1.sym
{
T 59900 48300 5 10 0 0 90 2 1
symversion=1.1
T 60100 48300 5 10 0 0 90 2 1
device=RESISTOR
T 60300 48300 5 10 0 0 90 2 1
footprint=ACY100
T 58950 48300 5 10 1 1 90 0 1
refdes=Rload
T 59150 48300 5 10 1 1 90 0 1
value=100
}
C 59100 47500 1 0 0 GND-1.sym
N 59300 47900 59300 48100 4
N 56800 51400 59300 51400 4
N 59300 51400 59300 49100 4
{
T 59250 49700 5 10 1 1 90 6 1
netname=out
}
N 57500 50000 59300 50000 4
T 49500 58200 9 24 1 0 0 0 1
DC simulation of the FPGA power switch output at variable VCC_MEM
