<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: cov_work/report_cov_apb</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_0_t1.html" class="namet">top</A>.apbMaster<BR>

<B>Type name: </B>apb_master<BR>

<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">Statement</TH>
<TH class="wht">Fsm</TH>
<TH class="wht">Fsm Covered</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range65to69"><A HREF="#_Blockcov">68.00%&nbsp;(17/25)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range60to64"><A HREF="#_Togglecov">64.94%&nbsp;(113/174)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range85to89"><A HREF="#_Fsmcov">87.50%</A></TD>
<TD class="range85to89"><A HREF="#_Fsmcov">85.71%&nbsp;(6/7)</A></TD>
<TD class="range50to54"><A HREF="#_Assertioncov">50.00%&nbsp;(1/2)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">apbMaster</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR><B>Number of covered blocks: </B>17 of 25<BR>
<B>Number of uncovered blocks: </B>8 of 25<BR>
<B>Number of excluded blocks: </B>0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     88    code block           87     begin : APB_FSM                
1      2     90    true part of         89     begin                          
1      3     99    false part of        89     begin                          
1      4     101   a case item of       100    IDLE_STATE : begin             
1      5     102   true part of         102    if (sys_ready_i ) begin   // system transfer available, go to SETUP state 
1      6     104   true part of         104    if(!sys_write_i) begin  // start APB read transfer 
1      7     111   false part of        104    else begin              // start APB write transfer 
1      8     119   false part of        102    else begin               // stay in IDLE state 
1      9     128   a case item of       100    SETUP_STATE : begin            
1      10    136   a case item of       100    ACCESS_STATE : begin           
1      11    137   true part of         137    if (sys_ready_i) begin         
0      12    138   true part of         138    if (pready_i) begin       // current APB transfer done, next system transfer available, go back to SETUP state 
0      13    139   true part of         139    if(!pwrite_o) begin     // current APB transfer is read so check read data 
0      14    139   implicit else        139    if(!pwrite_o) begin     // current APB transfer is read so check read data 
0      15    142   code block           142    state &lt;= SETUP_STATE;       
0      16    143   true part of         143    if(!sys_write_i) begin  // start next APB read transfer 
0      17    150   false part of        143    else begin              // start next APB write transfer 
1      18    158   false part of        138    else begin                // current APB transfer not done, stay in ACCESS state 
1      19    167   false part of        137    else begin                     
1      20    168   true part of         168    if (pready_i) begin       // current APB transfer done, no new system transfer, go to IDLE state 
1      21    169   true part of         169    if(!pwrite_o) begin     // current APB transfer is read so check read data 
1      22    169   implicit else        169    if(!pwrite_o) begin     // current APB transfer is read so check read data 
1      23    172   code block           172    state &lt;= IDLE_STATE;        
0      24    179   false part of        168    else begin                // current APB transfer not done, stay in ACCESS state 
0      25    100   implicit default     100    case(state)                    

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR><B>Number of covered expressions: </B>0 of 0<BR>
<B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of excluded expressions: </B>0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR><B>Number of covered signal bits: </B>113 of 174<BR>
<B>Number of uncovered signal bits: </B>61 of 174<BR>
<B>Number of excluded signal bits: </B>0<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>25 of 174<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 174<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          presetn_i                 
1          1          1          pclk_i                    
1          1          1          sys_ready_i               
1          1          1          sys_addr_i[31]            
0          0          0          sys_addr_i[30]            
0          0          0          sys_addr_i[29]            
1          1          1          sys_addr_i[28]            
1          1          1          sys_addr_i[27]            
0          0          0          sys_addr_i[26]            
1          1          1          sys_addr_i[25]            
1          1          1          sys_addr_i[24]            
1          1          1          sys_addr_i[23]            
0          0          0          sys_addr_i[22]            
1          1          1          sys_addr_i[21]            
1          1          1          sys_addr_i[20]            
1          1          1          sys_addr_i[19]            
1          1          1          sys_addr_i[18]            
0          0          0          sys_addr_i[17]            
1          1          1          sys_addr_i[16]            
1          1          1          sys_addr_i[15]            
1          1          1          sys_addr_i[14]            
1          1          1          sys_addr_i[13]            
1          1          1          sys_addr_i[12]            
1          1          1          sys_addr_i[11]            
1          1          1          sys_addr_i[10]            
1          1          1          sys_addr_i[9]             
0          0          0          sys_addr_i[8]             
1          1          1          sys_addr_i[7]             
1          1          1          sys_addr_i[6]             
1          1          1          sys_addr_i[5]             
1          1          1          sys_addr_i[4]             
1          1          1          sys_addr_i[3]             
0          0          0          sys_addr_i[2]             
1          1          1          sys_addr_i[1]             
0          0          0          sys_addr_i[0]             
1          1          1          sys_data_i[31]            
1          1          1          sys_data_i[30]            
0          0          0          sys_data_i[29]            
1          1          1          sys_data_i[28]            
1          1          1          sys_data_i[27]            
1          1          1          sys_data_i[26]            
1          1          1          sys_data_i[25]            
1          1          1          sys_data_i[24]            
1          1          1          sys_data_i[23]            
1          1          1          sys_data_i[22]            
1          1          1          sys_data_i[21]            
1          1          1          sys_data_i[20]            
1          1          1          sys_data_i[19]            
1          1          1          sys_data_i[18]            
0          0          0          sys_data_i[17]            
1          1          1          sys_data_i[16]            
1          1          1          sys_data_i[15]            
1          1          1          sys_data_i[14]            
1          1          1          sys_data_i[13]            
1          1          1          sys_data_i[12]            
1          1          1          sys_data_i[11]            
1          1          1          sys_data_i[10]            
1          1          1          sys_data_i[9]             
0          0          0          sys_data_i[8]             
1          1          1          sys_data_i[7]             
1          1          1          sys_data_i[6]             
1          1          1          sys_data_i[5]             
1          1          1          sys_data_i[4]             
1          1          1          sys_data_i[3]             
1          1          1          sys_data_i[2]             
1          1          1          sys_data_i[1]             
0          0          0          sys_data_i[0]             
1          1          1          sys_write_i               
1          1          1          prdata_i[31]              
0          0          0          prdata_i[30]              
0          0          0          prdata_i[29]              
1          1          1          prdata_i[28]              
1          1          1          prdata_i[27]              
0          0          0          prdata_i[26]              
1          1          1          prdata_i[25]              
0          0          0          prdata_i[24]              
1          1          1          prdata_i[23]              
0          0          0          prdata_i[22]              
1          1          1          prdata_i[21]              
1          1          1          prdata_i[20]              
1          1          1          prdata_i[19]              
1          1          1          prdata_i[18]              
0          0          0          prdata_i[17]              
0          0          0          prdata_i[16]              
1          1          1          prdata_i[15]              
1          1          1          prdata_i[14]              
0          0          0          prdata_i[13]              
1          1          1          prdata_i[12]              
1          1          1          prdata_i[11]              
1          1          1          prdata_i[10]              
1          1          1          prdata_i[9]               
0          0          0          prdata_i[8]               
1          1          1          prdata_i[7]               
1          1          1          prdata_i[6]               
1          1          1          prdata_i[5]               
1          1          1          prdata_i[4]               
1          1          1          prdata_i[3]               
0          0          0          prdata_i[2]               
0          0          0          prdata_i[1]               
0          0          0          prdata_i[0]               
1          1          1          pready_i                  
1          1          1          paddr_o[31]               
0          0          0          paddr_o[30]               
0          0          0          paddr_o[29]               
0          1          0          paddr_o[28]               
1          1          1          paddr_o[27]               
0          0          0          paddr_o[26]               
1          1          1          paddr_o[25]               
0          1          0          paddr_o[24]               
1          1          1          paddr_o[23]               
0          0          0          paddr_o[22]               
1          1          1          paddr_o[21]               
0          1          0          paddr_o[20]               
1          1          1          paddr_o[19]               
1          1          1          paddr_o[18]               
0          0          0          paddr_o[17]               
0          1          0          paddr_o[16]               
1          1          1          paddr_o[15]               
1          1          1          paddr_o[14]               
0          1          0          paddr_o[13]               
1          1          1          paddr_o[12]               
1          1          1          paddr_o[11]               
1          1          1          paddr_o[10]               
0          1          0          paddr_o[9]                
0          0          0          paddr_o[8]                
1          1          1          paddr_o[7]                
1          1          1          paddr_o[6]                
0          1          0          paddr_o[5]                
1          1          1          paddr_o[4]                
1          1          1          paddr_o[3]                
0          0          0          paddr_o[2]                
0          1          0          paddr_o[1]                
0          0          0          paddr_o[0]                
1          1          1          pwrite_o                  
1          1          1          pwdata_o[31]              
0          1          0          pwdata_o[30]              
0          0          0          pwdata_o[29]              
0          1          0          pwdata_o[28]              
1          1          1          pwdata_o[27]              
0          1          0          pwdata_o[26]              
1          1          1          pwdata_o[25]              
0          1          0          pwdata_o[24]              
1          1          1          pwdata_o[23]              
0          1          0          pwdata_o[22]              
1          1          1          pwdata_o[21]              
0          1          0          pwdata_o[20]              
1          1          1          pwdata_o[19]              
0          1          0          pwdata_o[18]              
0          0          0          pwdata_o[17]              
0          1          0          pwdata_o[16]              
1          1          1          pwdata_o[15]              
0          1          0          pwdata_o[14]              
0          1          0          pwdata_o[13]              
1          1          1          pwdata_o[12]              
1          1          1          pwdata_o[11]              
0          1          0          pwdata_o[10]              
0          1          0          pwdata_o[9]               
0          0          0          pwdata_o[8]               
1          1          1          pwdata_o[7]               
0          1          0          pwdata_o[6]               
0          1          0          pwdata_o[5]               
1          1          1          pwdata_o[4]               
1          1          1          pwdata_o[3]               
0          1          0          pwdata_o[2]               
0          1          0          pwdata_o[1]               
0          0          0          pwdata_o[0]               
1          1          1          penable_o                 
1          1          1          psel_o                    
1          1          1          pslverr_i                 
1          1          1          state[1]                  
1          1          1          state[0]                  
1          1          1          idle_state                
1          1          1          setup_state               
1          1          1          access_state              

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">
<B>File name: </B>/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v<BR>
<B>State register: </B>state<BR>
<B>Number of covered states: </B>3 of 3<BR>
<B>Number of uncovered states: </B>0 of 3<BR>
<B>Number of excluded states: </B>0<BR>
<B>Number of covered transitions: </B>3 of 4<BR>
<B>Number of uncovered transitions: </B>1 of 4<BR>
<B>Number of excluded transitions: </B>0<BR>

State Coverage:<BR>
===============
State                Encoding             Visits 
-------------------------------------------------
IDLE_STATE           00                   7      
SETUP_STATE          01                   6      
ACCESS_STATE         10                   6      

Reset States:<BR>
=============
Reset State          Visits 
----------------------------
IDLE_STATE           1      

Transition Coverage:<BR>
====================
P-State              N-State              Visits 
-------------------------------------------------
IDLE_STATE           SETUP_STATE          6      
SETUP_STATE          ACCESS_STATE         6      
ACCESS_STATE         SETUP_STATE          0      
                     IDLE_STATE           6      

Arc Coverage:<BR>
=============
[ Arc coverage not enabled ]<BR>


</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR><B>Number of covered assertions: </B>1 of 2<BR>
<B>Number of uncovered assertions: </B>1 of 2<BR>
<B>Number of excluded assertions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------
2        0      assert_rdata_check_not_sys_ready 170   assert_rdata_check_not_sys_ready: assert property (slave_access_rdata_check); 
0        0      assert_rdata_check_sys_ready   140   assert_rdata_check_sys_ready: assert property (slave_access_rdata_check); 

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top.apbMaster<BR>
<B>Type name: </B>apb_master<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/rtl/apb_master.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
