Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 16:59:00 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.340        0.000                      0                 1945        0.043        0.000                      0                 1945        4.500        0.000                       0                   812  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.340        0.000                      0                 1945        0.043        0.000                      0                 1945        4.500        0.000                       0                   812  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 2.933ns (36.808%)  route 5.035ns (63.192%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.886    13.156    row_B[126]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  row_B_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.505    14.876    clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  row_B_reg[36]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    14.497    row_B_reg[36]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[44]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 2.933ns (36.808%)  route 5.035ns (63.192%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.886    13.156    row_B[126]_i_1_n_0
    SLICE_X6Y50          FDSE                                         r  row_B_reg[44]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.505    14.876    clk_IBUF_BUFG
    SLICE_X6Y50          FDSE                                         r  row_B_reg[44]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X6Y50          FDSE (Setup_fdse_C_S)       -0.524    14.497    row_B_reg[44]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.906ns  (logic 2.933ns (37.097%)  route 4.973ns (62.903%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.824    13.094    row_B[126]_i_1_n_0
    SLICE_X9Y51          FDSE                                         r  row_B_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X9Y51          FDSE                                         r  row_B_reg[37]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y51          FDSE (Setup_fdse_C_S)       -0.429    14.525    row_B_reg[37]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[93]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.933ns (37.120%)  route 4.968ns (62.880%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.819    13.089    row_B[126]_i_1_n_0
    SLICE_X8Y49          FDSE                                         r  row_B_reg[93]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X8Y49          FDSE                                         r  row_B_reg[93]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X8Y49          FDSE (Setup_fdse_C_S)       -0.524    14.525    row_B_reg[93]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[97]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.933ns (37.120%)  route 4.968ns (62.880%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.819    13.089    row_B[126]_i_1_n_0
    SLICE_X8Y49          FDSE                                         r  row_B_reg[97]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X8Y49          FDSE                                         r  row_B_reg[97]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X8Y49          FDSE (Setup_fdse_C_S)       -0.524    14.525    row_B_reg[97]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[98]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.933ns (37.120%)  route 4.968ns (62.880%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.819    13.089    row_B[126]_i_1_n_0
    SLICE_X8Y49          FDSE                                         r  row_B_reg[98]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X8Y49          FDSE                                         r  row_B_reg[98]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X8Y49          FDSE (Setup_fdse_C_S)       -0.524    14.525    row_B_reg[98]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.933ns (37.130%)  route 4.966ns (62.870%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.817    13.087    row_B[126]_i_1_n_0
    SLICE_X9Y50          FDSE                                         r  row_B_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X9Y50          FDSE                                         r  row_B_reg[40]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y50          FDSE (Setup_fdse_C_S)       -0.429    14.525    row_B_reg[40]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.933ns (37.130%)  route 4.966ns (62.870%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.817    13.087    row_B[126]_i_1_n_0
    SLICE_X9Y50          FDSE                                         r  row_B_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X9Y50          FDSE                                         r  row_B_reg[41]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y50          FDSE (Setup_fdse_C_S)       -0.429    14.525    row_B_reg[41]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[45]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.933ns (37.130%)  route 4.966ns (62.870%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.817    13.087    row_B[126]_i_1_n_0
    SLICE_X9Y50          FDSE                                         r  row_B_reg[45]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X9Y50          FDSE                                         r  row_B_reg[45]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y50          FDSE (Setup_fdse_C_S)       -0.429    14.525    row_B_reg[45]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.933ns (37.130%)  route 4.966ns (62.870%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.636     5.188    clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.588     6.232    delay_count_reg_n_0_[1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.889 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.889    delay_count_reg[3]_i_7_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.006    delay_count_reg[7]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.123    delay_count_reg[11]_i_6_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.240    delay_count_reg[15]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.357    delay_count_reg[19]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.474    delay_count_reg[23]_i_6_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  delay_count_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.591    delay_count_reg[27]_i_6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.906 f  delay_count_reg[31]_i_6/O[3]
                         net (fo=2, routed)           0.509     8.415    delay_count[31]
    SLICE_X5Y44          LUT4 (Prop_lut4_I2_O)        0.307     8.722 f  row_B[126]_i_7/O
                         net (fo=1, routed)           0.433     9.155    row_B[126]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.124     9.279 r  row_B[126]_i_3/O
                         net (fo=1, routed)           0.619     9.898    row_B[126]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.022 r  row_B[126]_i_2/O
                         net (fo=246, routed)         1.105    11.127    row_B
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124    11.251 f  cursor[5]_i_7/O
                         net (fo=160, routed)         0.895    12.146    cursor[5]_i_7_n_0
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.124    12.270 r  row_B[126]_i_1/O
                         net (fo=36, routed)          0.817    13.087    row_B[126]_i_1_n_0
    SLICE_X9Y50          FDSE                                         r  row_B_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X9Y50          FDSE                                         r  row_B_reg[48]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y50          FDSE (Setup_fdse_C_S)       -0.429    14.525    row_B_reg[48]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.243     1.887    lcd0/tcode_reg_n_0_[2]
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.063     1.844    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 row_A_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[98]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.013%)  route 0.188ns (55.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  row_A_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  row_A_reg[98]/Q
                         net (fo=2, routed)           0.188     1.813    row_A_reg_n_0_[98]
    SLICE_X8Y49          FDSE                                         r  row_B_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.839     1.997    clk_IBUF_BUFG
    SLICE_X8Y49          FDSE                                         r  row_B_reg[98]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X8Y49          FDSE (Hold_fdse_C_D)         0.010     1.762    row_B_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 row_A_reg[57]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.938%)  route 0.197ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X10Y50         FDSE                                         r  row_A_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDSE (Prop_fdse_C_Q)         0.148     1.624 r  row_A_reg[57]/Q
                         net (fo=2, routed)           0.197     1.821    row_A_reg_n_0_[57]
    SLICE_X11Y49         FDRE                                         r  row_B_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.839     1.997    clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  row_B_reg[57]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.013     1.765    row_B_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.113%)  route 0.261ns (64.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.590     1.503    lcd0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.261     1.905    lcd0/tcode_reg_n_0_[1]
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.052     1.833    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.361%)  route 0.194ns (43.639%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.598     1.511    lcd0/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  lcd0/text_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  lcd0/text_count_reg[22]/Q
                         net (fo=14, routed)          0.194     1.847    lcd0/text_count_reg[22]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  lcd0/tcode[2]_i_3/O
                         net (fo=1, routed)           0.000     1.892    lcd0/tcode[2]_i_3_n_0
    SLICE_X4Y50          MUXF7 (Prop_muxf7_I1_O)      0.065     1.957 r  lcd0/tcode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    lcd0/tcode[2]
    SLICE_X4Y50          FDRE                                         r  lcd0/tcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.861     2.019    lcd0/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  lcd0/tcode_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    lcd0/tcode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 row_B_reg[77]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.246ns (52.817%)  route 0.220ns (47.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X10Y49         FDSE                                         r  row_B_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDSE (Prop_fdse_C_Q)         0.148     1.630 r  row_B_reg[77]/Q
                         net (fo=2, routed)           0.220     1.850    row_B_reg_n_0_[77]
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.948 r  row_A[77]_i_1/O
                         net (fo=1, routed)           0.000     1.948    row_A[77]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  row_A_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  row_A_reg[77]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.121     1.867    row_A_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 row_B_reg[98]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.482%)  route 0.295ns (58.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.569     1.482    clk_IBUF_BUFG
    SLICE_X8Y49          FDSE                                         r  row_B_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDSE (Prop_fdse_C_Q)         0.164     1.646 r  row_B_reg[98]/Q
                         net (fo=2, routed)           0.295     1.941    row_B_reg_n_0_[98]
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.045     1.986 r  row_A[98]_i_1/O
                         net (fo=1, routed)           0.000     1.986    row_A[98]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  row_A_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  row_A_reg[98]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.131     1.877    row_A_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.308%)  route 0.288ns (63.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.592     1.505    lcd0/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.288     1.957    lcd0/tcode_reg_n_0_[3]
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.063     1.844    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.250ns (48.720%)  route 0.263ns (51.280%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.598     1.511    lcd0/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  lcd0/text_count_reg[21]/Q
                         net (fo=20, routed)          0.263     1.916    lcd0/text_count_reg[21]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.961 r  lcd0/tcode[3]_i_4/O
                         net (fo=1, routed)           0.000     1.961    lcd0/tcode[3]_i_4_n_0
    SLICE_X2Y50          MUXF7 (Prop_muxf7_I1_O)      0.064     2.025 r  lcd0/tcode_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     2.025    lcd0/tcode[3]
    SLICE_X2Y50          FDRE                                         r  lcd0/tcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.863     2.021    lcd0/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  lcd0/tcode_reg[3]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    lcd0/tcode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.355ns (69.264%)  route 0.158ns (30.736%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.598     1.511    lcd0/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  lcd0/text_count_reg[23]/Q
                         net (fo=12, routed)          0.157     1.809    lcd0/text_count_reg[23]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.969 r  lcd0/text_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    lcd0/text_count_reg[20]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  lcd0/text_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    lcd0/text_count_reg[24]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  lcd0/text_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.863     2.021    lcd0/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  lcd0/text_count_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    lcd0/text_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39     btn_db0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41     btn_db0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41     btn_db0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     btn_db0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     btn_db0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     btn_db0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     btn_db0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     btn_db0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y44     delay_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63    fibo_reg[147]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     fibo_reg[148]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63    fibo_reg[149]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y52    fibo_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63     fibo_reg[150]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y61     fibo_reg[156]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66     fibo_reg[160]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     fibo_reg[162]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     fibo_reg[224]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     fibo_reg[226]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     btn_db0/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44     delay_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44     delay_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44     delay_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y44     delay_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45     delay_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45     delay_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45     delay_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45     delay_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43     delay_count_reg[8]/C



