{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666019449435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666019449435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 00:10:49 2022 " "Processing started: Tue Oct 18 00:10:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666019449435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019449435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp32_rx_mac_tx -c fp32_rx_mac_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp32_rx_mac_tx -c fp32_rx_mac_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019449435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666019449642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666019449642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_rx_mac_tx " "Found entity 1: fp32_rx_mac_tx" {  } { { "top.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_tx " "Found entity 1: fp32_uart_tx" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_tx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_uart_rx " "Found entity 1: fp32_uart_rx" {  } { { "fp32_uart_rx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_posedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_posedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detector " "Found entity 1: posedge_detector" {  } { { "fp32_posedge_detector.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_posedge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_multiplier.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp32_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leading_1_detector_48bit " "Found entity 1: leading_1_detector_48bit" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454964 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_Multiplier_Combinatorial " "Found entity 2: FP32_Multiplier_Combinatorial" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file fp32_mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FP32_MAC_Combinatorial " "Found entity 1: FP32_MAC_Combinatorial" {  } { { "fp32_mac.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_mac.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp32_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fp32_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leading_1_detector_23bit " "Found entity 1: leading_1_detector_23bit" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454966 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP32_Adder_Combinatorial " "Found entity 2: FP32_Adder_Combinatorial" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666019454966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019454966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp32_rx_mac_tx " "Elaborating entity \"fp32_rx_mac_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666019454998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_rx fp32_uart_rx:My_UART_Rx " "Elaborating entity \"fp32_uart_rx\" for hierarchy \"fp32_uart_rx:My_UART_Rx\"" {  } { { "top.sv" "My_UART_Rx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019454999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx.sv(33) " "Verilog HDL assignment warning at fp32_uart_rx.sv(33): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_rx.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666019455001 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx.sv(101) " "Verilog HDL assignment warning at fp32_uart_rx.sv(101): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_rx.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666019455001 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp32_uart_rx.sv(107) " "Verilog HDL assignment warning at fp32_uart_rx.sv(107): truncated value with size 32 to match size of target (7)" {  } { { "fp32_uart_rx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_rx.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666019455001 "|fp32_rx_mac_tx|fp32_uart_rx:My_UART_Rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_MAC_Combinatorial FP32_MAC_Combinatorial:My_MAC " "Elaborating entity \"FP32_MAC_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\"" {  } { { "top.sv" "My_MAC" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455001 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAC_READY_O fp32_mac.sv(19) " "Output port \"MAC_READY_O\" at fp32_mac.sv(19) has no driver" {  } { { "fp32_mac.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_mac.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666019455006 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detector FP32_MAC_Combinatorial:My_MAC\|posedge_detector:My_posedge_detector " "Elaborating entity \"posedge_detector\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|posedge_detector:My_posedge_detector\"" {  } { { "fp32_mac.sv" "My_posedge_detector" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_mac.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Multiplier_Combinatorial FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier " "Elaborating entity \"FP32_Multiplier_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\"" {  } { { "fp32_mac.sv" "My_Multiplier" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_mac.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Larger_E fp32_multiplier.sv(172) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(172): object \"Larger_E\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455029 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Right_Shift fp32_multiplier.sv(173) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(173): object \"Right_Shift\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455029 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EA1 fp32_multiplier.sv(175) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(175): object \"EA1\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455029 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EB1 fp32_multiplier.sv(175) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(175): object \"EB1\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455029 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_Equal fp32_multiplier.sv(175) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(175): object \"E_Equal\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig fp32_multiplier.sv(209) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(209): object \"M_RightBig\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_LeftBig fp32_multiplier.sv(209) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(209): object \"M_LeftBig\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal fp32_multiplier.sv(209) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(209): object \"M_Equal\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Maximum_Exp_Cost_Carry fp32_multiplier.sv(231) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(231): object \"Maximum_Exp_Cost_Carry\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FINAL_EEQ fp32_multiplier.sv(283) " "Verilog HDL or VHDL warning at fp32_multiplier.sv(283): object \"FINAL_EEQ\" assigned a value but never read" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fp32_multiplier.sv(480) " "Verilog HDL assignment warning at fp32_multiplier.sv(480): truncated value with size 32 to match size of target (1)" {  } { { "fp32_multiplier.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Multiplier_Combinatorial:My_Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_48bit FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1 " "Elaborating entity \"leading_1_detector_48bit\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Multiplier_Combinatorial:My_Multiplier\|leading_1_detector_48bit:leading_1_detector_48bit_1\"" {  } { { "fp32_multiplier.sv" "leading_1_detector_48bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_multiplier.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP32_Adder_Combinatorial FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder " "Elaborating entity \"FP32_Adder_Combinatorial\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\"" {  } { { "fp32_mac.sv" "My_Adder" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_mac.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_RightBig fp32_adder.sv(135) " "Verilog HDL or VHDL warning at fp32_adder.sv(135): object \"M_RightBig\" assigned a value but never read" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Equal fp32_adder.sv(135) " "Verilog HDL or VHDL warning at fp32_adder.sv(135): object \"M_Equal\" assigned a value but never read" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mantissa_22nd fp32_adder.sv(183) " "Verilog HDL or VHDL warning at fp32_adder.sv(183): object \"mantissa_22nd\" assigned a value but never read" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lefted_frac_righted_truncated fp32_adder.sv(188) " "Verilog HDL or VHDL warning at fp32_adder.sv(188): object \"lefted_frac_righted_truncated\" assigned a value but never read" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_mask fp32_adder.sv(209) " "Verilog HDL or VHDL warning at fp32_adder.sv(209): object \"R_mask\" assigned a value but never read" {  } { { "fp32_adder.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 "|fp32_rx_mac_tx|FP32_MAC_Combinatorial:My_MAC|FP32_Adder_Combinatorial:My_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_1_detector_23bit FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1 " "Elaborating entity \"leading_1_detector_23bit\" for hierarchy \"FP32_MAC_Combinatorial:My_MAC\|FP32_Adder_Combinatorial:My_Adder\|leading_1_detector_23bit:leading_1_detector_23bit_1\"" {  } { { "fp32_adder.sv" "leading_1_detector_23bit_1" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_adder.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_uart_tx fp32_uart_tx:My_UART_Tx " "Elaborating entity \"fp32_uart_tx\" for hierarchy \"fp32_uart_tx:My_UART_Tx\"" {  } { { "top.sv" "My_UART_Tx" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455034 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_READY_O fp32_uart_tx.sv(11) " "Output port \"TX_READY_O\" at fp32_uart_tx.sv(11) has no driver" {  } { { "fp32_uart_tx.sv" "" { Text "D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_tx.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666019455035 "|fp32_rx_mac_tx|fp32_uart_tx:My_UART_Tx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666019455535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666019455800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666019455900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666019455900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666019455942 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666019455942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666019455942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666019455942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666019455956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 00:10:55 2022 " "Processing ended: Tue Oct 18 00:10:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666019455956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666019455956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666019455956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666019455956 ""}
