--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx150,fgg484,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: clockpll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clockpll/clkfbout
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: clockpll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clockpll/clkout0" derived from  NET 
"clockpll/clkin1" PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point divider/Qp_26 (SLICE_X102Y131.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y125.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y125.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.319   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.722ns logic, 0.423ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.739 - 0.856)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y126.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y126.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y126.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.319   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y125.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y125.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.319   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_26
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.540ns logic, 0.478ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_25 (SLICE_X102Y131.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y125.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y125.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.307   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (1.710ns logic, 0.423ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.739 - 0.856)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y126.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y126.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y126.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.307   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.619ns logic, 0.420ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y125.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y125.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.307   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_25
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.528ns logic, 0.478ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_24 (SLICE_X102Y131.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_0 (FF)
  Destination:          divider/Qp_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_0 to divider/Qp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.AQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_0
    SLICE_X102Y125.A5    net (fanout=1)        0.405   divider/Qp<0>
    SLICE_X102Y125.COUT  Topcya                0.472   divider/Qp<3>
                                                       divider/Mcount_Qp_lut<0>_INV_0
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.240   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_24
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.643ns logic, 0.423ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_4 (FF)
  Destination:          divider/Qp_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.117ns (0.739 - 0.856)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_4 to divider/Qp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y126.AQ    Tcko                  0.476   divider/Qp<7>
                                                       divider/Qp_4
    SLICE_X102Y126.A5    net (fanout=1)        0.405   divider/Qp<4>
    SLICE_X102Y126.COUT  Topcya                0.472   divider/Qp<7>
                                                       divider/Qp<4>_rt
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.240   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_24
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.552ns logic, 0.420ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider/Qp_3 (FF)
  Destination:          divider/Qp_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.739 - 0.854)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.297ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divider/Qp_3 to divider/Qp_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.DQ    Tcko                  0.476   divider/Qp<3>
                                                       divider/Qp_3
    SLICE_X102Y125.D5    net (fanout=1)        0.460   divider/Qp<3>
    SLICE_X102Y125.COUT  Topcyd                0.290   divider/Qp<3>
                                                       divider/Qp<3>_rt
                                                       divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<3>
    SLICE_X102Y126.COUT  Tbyp                  0.091   divider/Qp<7>
                                                       divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<7>
    SLICE_X102Y127.COUT  Tbyp                  0.091   divider/Qp<11>
                                                       divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<11>
    SLICE_X102Y128.COUT  Tbyp                  0.091   divider/Qp<15>
                                                       divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<15>
    SLICE_X102Y129.COUT  Tbyp                  0.091   divider/Qp<19>
                                                       divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<19>
    SLICE_X102Y130.COUT  Tbyp                  0.091   divider/Qp<23>
                                                       divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CIN   net (fanout=1)        0.003   divider/Mcount_Qp_cy<23>
    SLICE_X102Y131.CLK   Tcinck                0.240   divider/Qp<26>
                                                       divider/Mcount_Qp_xor<26>
                                                       divider/Qp_24
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.461ns logic, 0.478ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clockpll/clkout0" derived from
 NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point divider/Qp_1 (SLICE_X102Y125.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_1 (FF)
  Destination:          divider/Qp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_1 to divider/Qp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y125.BQ    Tcko                  0.200   divider/Qp<3>
                                                       divider/Qp_1
    SLICE_X102Y125.B5    net (fanout=1)        0.071   divider/Qp<1>
    SLICE_X102Y125.CLK   Tah         (-Th)    -0.234   divider/Qp<3>
                                                       divider/Qp<1>_rt
                                                       divider/Mcount_Qp_cy<3>
                                                       divider/Qp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_5 (SLICE_X102Y126.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_5 (FF)
  Destination:          divider/Qp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_5 to divider/Qp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y126.BQ    Tcko                  0.200   divider/Qp<7>
                                                       divider/Qp_5
    SLICE_X102Y126.B5    net (fanout=1)        0.071   divider/Qp<5>
    SLICE_X102Y126.CLK   Tah         (-Th)    -0.234   divider/Qp<7>
                                                       divider/Qp<5>_rt
                                                       divider/Mcount_Qp_cy<7>
                                                       divider/Qp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point divider/Qp_9 (SLICE_X102Y127.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider/Qp_9 (FF)
  Destination:          divider/Qp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divider/Qp_9 to divider/Qp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y127.BQ    Tcko                  0.200   divider/Qp<11>
                                                       divider/Qp_9
    SLICE_X102Y127.B5    net (fanout=1)        0.071   divider/Qp<9>
    SLICE_X102Y127.CLK   Tah         (-Th)    -0.234   divider/Qp<11>
                                                       divider/Qp<9>_rt
                                                       divider/Mcount_Qp_cy<11>
                                                       divider/Qp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clockpll/clkout0" derived from
 NET "clockpll/clkin1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clockpll/clkout1_buf/I0
  Logical resource: clockpll/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clockpll/clkout0
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: RESET_OUT_N_OBUF/CLK0
  Logical resource: RESET_OUT_N/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clockpll/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_FREQIN = PERIOD TIMEGRP "clk25_grp" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_FREQIN = PERIOD TIMEGRP "clk25_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clockpll/clkout0
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: clockpll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clockpll/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clockpll/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clockpll/clkfbout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clockpll_clkout0 = PERIOD TIMEGRP "clockpll_clkout0" 
TS_PER_FREQIN / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clockpll_clkout0 = PERIOD TIMEGRP "clockpll_clkout0" TS_PER_FREQIN / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clockpll/clkout1_buf/I0
  Logical resource: clockpll/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clockpll/clkout0
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: RESET_OUT_N_OBUF/CLK0
  Logical resource: RESET_OUT_N/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: divider/Qp<3>/CLK
  Logical resource: divider/Qp_0/CK
  Location pin: SLICE_X102Y125.CLK
  Clock network: clk100mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clockpll/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clockpll/clkin1                |     40.000ns|     10.000ns|     10.664ns|            0|            0|            0|          378|
| clockpll/clkout0              |     10.000ns|      2.666ns|          N/A|            0|            0|          378|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PER_FREQIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_FREQIN                  |     40.000ns|     10.000ns|     10.664ns|            0|            0|            0|            0|
| TS_clockpll_clkout0           |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc_clk        |    2.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 46 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 31 15:22:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 559 MB



