Analysis & Synthesis report for neural_net
Sun Dec 24 23:54:47 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated
 18. Source assignments for database:database|altsyncram:storage_rtl_0|altsyncram_97j1:auto_generated
 19. Source assignments for RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated
 20. Source assignments for RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |TOP
 22. Parameter Settings for User Entity Instance: database:database
 23. Parameter Settings for User Entity Instance: conv_TOP:conv
 24. Parameter Settings for User Entity Instance: memorywork:block
 25. Parameter Settings for User Entity Instance: memorywork:block|addressRAM:inst_1
 26. Parameter Settings for User Entity Instance: RAM:memory
 27. Parameter Settings for User Entity Instance: maxp:maxpooling
 28. Parameter Settings for User Entity Instance: dense:dense
 29. Parameter Settings for User Entity Instance: result:result
 30. Parameter Settings for User Entity Instance: conv:conv1
 31. Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:mem_rtl_0
 32. Parameter Settings for Inferred Entity Instance: database:database|altsyncram:storage_rtl_0
 33. Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:mem_t_rtl_0
 34. Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:weight_rtl_0
 35. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 36. Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult2
 38. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult8
 40. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 41. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 43. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 44. Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: maxp:maxpooling|lpm_mult:Mult1
 47. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult7
 48. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult6
 49. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult5
 50. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult4
 51. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult3
 52. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult2
 54. Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult1
 55. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult1
 57. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult2
 58. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult3
 59. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult4
 60. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult5
 61. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult6
 62. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult7
 63. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult8
 64. Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult9
 65. Parameter Settings for Inferred Entity Instance: maxp:maxpooling|lpm_mult:Mult0
 66. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 67. altsyncram Parameter Settings by Entity Instance
 68. lpm_mult Parameter Settings by Entity Instance
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 24 23:54:47 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; neural_net                                     ;
; Top-level Entity Name              ; TOP                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,991                                          ;
;     Total combinational functions  ; 3,420                                          ;
;     Dedicated logic registers      ; 1,271                                          ;
; Total registers                    ; 1271                                           ;
; Total pins                         ; 32                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 232,111                                        ;
; Embedded Multiplier 9-bit elements ; 25                                             ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE75F29C7       ;                    ;
; Top-level entity name                                            ; TOP                ; neural_net         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                         ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../code/neuroset/TOP.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v                                  ;         ;
; ../code/neuroset/result.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v                               ;         ;
; ../code/neuroset/RAMtoMEM.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v                             ;         ;
; ../code/neuroset/RAM.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAM.v                                  ;         ;
; ../code/neuroset/maxpooling.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v                           ;         ;
; ../code/neuroset/dense.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v                                ;         ;
; ../code/neuroset/database.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/database.v                             ;         ;
; ../code/neuroset/conv_TOP.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v                             ;         ;
; ../code/neuroset/conv.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v                                 ;         ;
; ../code/neuroset/border.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v                               ;         ;
; ../code/neuroset/addressRAM.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v                           ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;         ;
; aglobal221.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                             ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                 ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                 ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                               ;         ;
; db/altsyncram_m2e1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_m2e1.tdf                       ;         ;
; db/altsyncram_97j1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_97j1.tdf                       ;         ;
; db/neural_net.ram0_database_efb74bce.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/neural_net.ram0_database_efb74bce.hdl.mif ;         ;
; db/altsyncram_vki1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_vki1.tdf                       ;         ;
; db/altsyncram_otd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_otd1.tdf                       ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                               ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                            ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                                               ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                               ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                               ;         ;
; db/mult_u9t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_u9t.tdf                              ;         ;
; db/mult_gbt.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_gbt.tdf                              ;         ;
; multcore.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                                                                               ;         ;
; csa_add.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                                                                ;         ;
; mpar_add.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                                                                               ;         ;
; muleabz.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                                                                                ;         ;
; mul_lfrg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                                                               ;         ;
; mul_boothc.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                                                                             ;         ;
; alt_ded_mult.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                           ;         ;
; alt_ded_mult_y.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                         ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                ;         ;
; mpar_add.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                                                                               ;         ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                            ;         ;
; addcore.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc                                                                                ;         ;
; look_add.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc                                                                               ;         ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                    ;         ;
; db/add_sub_2dh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_2dh.tdf                           ;         ;
; altshift.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                                                                               ;         ;
; db/add_sub_kbh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_kbh.tdf                           ;         ;
; db/mult_p5t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_p5t.tdf                              ;         ;
; db/add_sub_nbh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_nbh.tdf                           ;         ;
; db/add_sub_0dh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_0dh.tdf                           ;         ;
; db/add_sub_mbh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_mbh.tdf                           ;         ;
; db/mult_ibt.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ibt.tdf                              ;         ;
; db/add_sub_afh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_afh.tdf                           ;         ;
; db/add_sub_bfh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_bfh.tdf                           ;         ;
; db/mult_ebt.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,991     ;
;                                             ;           ;
; Total combinational functions               ; 3420      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1265      ;
;     -- 3 input functions                    ; 1205      ;
;     -- <=2 input functions                  ; 950       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2200      ;
;     -- arithmetic mode                      ; 1220      ;
;                                             ;           ;
; Total registers                             ; 1271      ;
;     -- Dedicated logic registers            ; 1271      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
; Total memory bits                           ; 232111    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 25        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1397      ;
; Total fan-out                               ; 17970     ;
; Average fan-out                             ; 3.65      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |TOP                                           ; 3420 (499)          ; 1271 (53)                 ; 232111      ; 25           ; 1       ; 12        ; 32   ; 0            ; |TOP                                                                                                                 ; TOP             ; work         ;
;    |RAM:memory|                                ; 30 (30)             ; 69 (69)                   ; 172051      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory                                                                                                      ; RAM             ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 77616       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:mem_rtl_0                                                                                 ; altsyncram      ; work         ;
;          |altsyncram_m2e1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 77616       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated                                                  ; altsyncram_m2e1 ; work         ;
;       |altsyncram:mem_t_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 68992       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:mem_t_rtl_0                                                                               ; altsyncram      ; work         ;
;          |altsyncram_vki1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 68992       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated                                                ; altsyncram_vki1 ; work         ;
;       |altsyncram:weight_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 25443       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:weight_rtl_0                                                                              ; altsyncram      ; work         ;
;          |altsyncram_otd1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 25443       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated                                               ; altsyncram_otd1 ; work         ;
;    |border:border|                             ; 768 (679)           ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border                                                                                                   ; border          ; work         ;
;       |lpm_mult:Mult0|                         ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult0                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 16 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_afh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated ; add_sub_afh     ; work         ;
;       |lpm_mult:Mult1|                         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult1                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 8 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult1|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_afh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated ; add_sub_afh     ; work         ;
;       |lpm_mult:Mult2|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult2                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 11 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult2|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult3|                         ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult3                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 9 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult3|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult4|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult4                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult4|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult5|                         ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult5                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 9 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult5|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult6|                         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult6                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 10 (4)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult6|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult7|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult7                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult7|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult8|                         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult8                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 8 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult8|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;       |lpm_mult:Mult9|                         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult9                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 8 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult9|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_bfh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|border:border|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh     ; work         ;
;    |conv:conv1|                                ; 344 (344)           ; 21 (21)                   ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |TOP|conv:conv1                                                                                                      ; conv            ; work         ;
;       |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult0                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult0|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult1|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult1                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult1|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult2|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult2                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult2|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult3|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult3                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult3|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult4|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult4                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult4|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult5|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult5                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult5|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult6|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult6                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult6|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult7|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult7                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult7|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;       |lpm_mult:Mult8|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult8                                                                                       ; lpm_mult        ; work         ;
;          |mult_p5t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv:conv1|lpm_mult:Mult8|mult_p5t:auto_generated                                                               ; mult_p5t        ; work         ;
;    |conv_TOP:conv|                             ; 439 (375)           ; 419 (419)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv_TOP:conv                                                                                                   ; conv_TOP        ; work         ;
;       |lpm_mult:Mult0|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult0                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 30 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_0dh:auto_generated| ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated ; add_sub_0dh     ; work         ;
;       |lpm_mult:Mult1|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult1                                                                                    ; lpm_mult        ; work         ;
;          |mult_gbt:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult1|mult_gbt:auto_generated                                                            ; mult_gbt        ; work         ;
;       |lpm_mult:Mult2|                         ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult2                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 34 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_2dh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2dh:auto_generated ; add_sub_2dh     ; work         ;
;    |database:database|                         ; 0 (0)               ; 0 (0)                     ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|database:database                                                                                               ; database        ; work         ;
;       |altsyncram:storage_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|database:database|altsyncram:storage_rtl_0                                                                      ; altsyncram      ; work         ;
;          |altsyncram_97j1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 60060       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|database:database|altsyncram:storage_rtl_0|altsyncram_97j1:auto_generated                                       ; altsyncram_97j1 ; work         ;
;    |dense:dense|                               ; 184 (184)           ; 300 (300)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|dense:dense                                                                                                     ; dense           ; work         ;
;    |lpm_mult:Mult0|                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult0                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 21 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult0|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_mbh:auto_generated|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mbh:auto_generated               ; add_sub_mbh     ; work         ;
;    |lpm_mult:Mult1|                            ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult1                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 16 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult1|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_kbh:auto_generated|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kbh:auto_generated               ; add_sub_kbh     ; work         ;
;    |lpm_mult:Mult2|                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult2                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 31 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult2|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_0dh:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated               ; add_sub_0dh     ; work         ;
;    |lpm_mult:Mult3|                            ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult3                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 30 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult3|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_0dh:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated               ; add_sub_0dh     ; work         ;
;    |lpm_mult:Mult4|                            ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult4                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 43 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult4|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_nbh:auto_generated|    ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_nbh:auto_generated               ; add_sub_nbh     ; work         ;
;    |lpm_mult:Mult5|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|lpm_mult:Mult5                                                                                                  ; lpm_mult        ; work         ;
;       |mult_gbt:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|lpm_mult:Mult5|mult_gbt:auto_generated                                                                          ; mult_gbt        ; work         ;
;    |lpm_mult:Mult6|                            ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult6                                                                                                  ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 42 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult6|multcore:mult_core                                                                               ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                               ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                          ; lpm_add_sub     ; work         ;
;                |add_sub_0dh:auto_generated|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated               ; add_sub_0dh     ; work         ;
;    |lpm_mult:Mult7|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult7                                                                                                  ; lpm_mult        ; work         ;
;       |mult_u9t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |TOP|lpm_mult:Mult7|mult_u9t:auto_generated                                                                          ; mult_u9t        ; work         ;
;    |maxp:maxpooling|                           ; 186 (144)           ; 72 (72)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|maxp:maxpooling                                                                                                 ; maxp            ; work         ;
;       |lpm_mult:Mult0|                         ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|maxp:maxpooling|lpm_mult:Mult0                                                                                  ; lpm_mult        ; work         ;
;          |mult_ebt:auto_generated|             ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated                                                          ; mult_ebt        ; work         ;
;       |lpm_mult:Mult1|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|maxp:maxpooling|lpm_mult:Mult1                                                                                  ; lpm_mult        ; work         ;
;          |mult_ibt:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |TOP|maxp:maxpooling|lpm_mult:Mult1|mult_ibt:auto_generated                                                          ; mult_ibt        ; work         ;
;    |memorywork:block|                          ; 495 (459)           ; 301 (301)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|memorywork:block                                                                                                ; memorywork      ; work         ;
;       |addressRAM:inst_1|                      ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|memorywork:block|addressRAM:inst_1                                                                              ; addressRAM      ; work         ;
;    |result:result|                             ; 292 (292)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|result:result                                                                                                   ; result          ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 7056         ; 11           ; 7056         ; 11           ; 77616 ; None                                         ;
; RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 3136         ; 22           ; 3136         ; 22           ; 68992 ; None                                         ;
; RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 257          ; 99           ; 257          ; 99           ; 25443 ; None                                         ;
; database:database|altsyncram:storage_rtl_0|altsyncram_97j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5460         ; 11           ; 5460         ; 11           ; 60060 ; db/neural_net.ram0_database_efb74bce.hdl.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 25          ;
; Signed Embedded Multipliers           ; 9           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; memorywork:block|addressRAM:inst_1|firstaddr[12]    ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[12]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[11]    ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[11]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[10]    ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[10]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[9]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[9]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[8]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[8]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[7]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[7]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[6]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[6]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[5]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[5]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[4]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[4]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|firstaddr[2]     ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; memorywork:block|addressRAM:inst_1|lastaddr[2]      ; memorywork:block|addressRAM:inst_1|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; out_dense[0]                           ; Stuck at VCC due to stuck port data_in ;
; nozero_dense                           ; Stuck at VCC due to stuck port data_in ;
; in_dense[4]                            ; Stuck at VCC due to stuck port data_in ;
; in_dense[0..3]                         ; Stuck at GND due to stuck port data_in ;
; out_dense[3]                           ; Stuck at VCC due to stuck port data_in ;
; out_dense[2]                           ; Stuck at GND due to stuck port data_in ;
; out_dense[1]                           ; Stuck at VCC due to stuck port data_in ;
; mem[1]                                 ; Merged with mem[0]                     ;
; mem[4]                                 ; Merged with filt[4]                    ;
; filt[1]                                ; Merged with filt[0]                    ;
; memstartzap[11]                        ; Merged with memstartzap[10]            ;
; memstartp[1]                           ; Merged with memstartp[0]               ;
; conv_TOP:conv|p9[10]                   ; Merged with conv_TOP:conv|buff2[2][10] ;
; conv_TOP:conv|p9[9]                    ; Merged with conv_TOP:conv|buff2[2][9]  ;
; conv_TOP:conv|p9[8]                    ; Merged with conv_TOP:conv|buff2[2][8]  ;
; conv_TOP:conv|p9[7]                    ; Merged with conv_TOP:conv|buff2[2][7]  ;
; conv_TOP:conv|p9[6]                    ; Merged with conv_TOP:conv|buff2[2][6]  ;
; conv_TOP:conv|p9[5]                    ; Merged with conv_TOP:conv|buff2[2][5]  ;
; conv_TOP:conv|p9[4]                    ; Merged with conv_TOP:conv|buff2[2][4]  ;
; conv_TOP:conv|p9[3]                    ; Merged with conv_TOP:conv|buff2[2][3]  ;
; conv_TOP:conv|p9[2]                    ; Merged with conv_TOP:conv|buff2[2][2]  ;
; conv_TOP:conv|p9[1]                    ; Merged with conv_TOP:conv|buff2[2][1]  ;
; conv_TOP:conv|p9[0]                    ; Merged with conv_TOP:conv|buff2[2][0]  ;
; filt[4]                                ; Stuck at GND due to stuck port data_in ;
; dense:dense|sh                         ; Stuck at GND due to stuck port data_in ;
; maxp:maxpooling|i[0]                   ; Stuck at GND due to stuck port data_in ;
; memstartp[0]                           ; Stuck at GND due to stuck port data_in ;
; memstartzap[12]                        ; Stuck at GND due to stuck port data_in ;
; conv_TOP:conv|res_out_1[10]            ; Stuck at GND due to stuck port data_in ;
; conv_TOP:conv|globmaxp_perem_1[10]     ; Stuck at GND due to stuck port data_in ;
; memstartp[3]                           ; Stuck at GND due to stuck port data_in ;
; memstartzap[1]                         ; Stuck at GND due to stuck port data_in ;
; mem[0]                                 ; Stuck at VCC due to stuck port data_in ;
; matrix[2]                              ; Stuck at VCC due to stuck port data_in ;
; num[2]                                 ; Stuck at GND due to stuck port data_in ;
; maxp:maxpooling|marker[2]              ; Stuck at GND due to stuck port data_in ;
; num_maxp[2]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 40 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1271  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1014  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; TOPlvl_conv[0]                         ; 22      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                 ;
+-------------------------------------+---------------------------------+------+
; Register Name                       ; Megafunction                    ; Type ;
+-------------------------------------+---------------------------------+------+
; RAM:memory|qp[0..10]                ; RAM:memory|mem_rtl_0            ; RAM  ;
; database:database|datata[0..10]     ; database:database|storage_rtl_0 ; RAM  ;
; conv_TOP:conv|read_addresstp[0..11] ; RAM:memory|mem_t_rtl_0          ; RAM  ;
; RAM:memory|qw[0..98]                ; RAM:memory|weight_rtl_0         ; RAM  ;
+-------------------------------------+---------------------------------+------+


+------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                 ;
+-----------------------------------+------------------------+
; Register Name                     ; RAM Name               ;
+-----------------------------------+------------------------+
; RAM:memory|mem_t_rtl_0_bypass[0]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[1]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[2]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[3]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[4]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[5]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[6]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[7]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[8]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[9]  ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[10] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[11] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[12] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[13] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[14] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[15] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[16] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[17] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[18] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[19] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[20] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[21] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[22] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[23] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[24] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[25] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[26] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[27] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[28] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[29] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[30] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[31] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[32] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[33] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[34] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[35] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[36] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[37] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[38] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[39] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[40] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[41] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[42] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[43] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[44] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[45] ; RAM:memory|mem_t_rtl_0 ;
; RAM:memory|mem_t_rtl_0_bypass[46] ; RAM:memory|mem_t_rtl_0 ;
+-----------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TOP|dense:dense|lvl[6]                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |TOP|dense:dense|marker[2]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |TOP|memorywork:block|i[6]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|memorywork:block|addr[9]          ;
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |TOP|memorywork:block|dw[96]           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|conv_TOP:conv|globmaxp_perem_1[7] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|conv_TOP:conv|i[3]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|conv_TOP:conv|marker[3]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP|dense:dense|j[7]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|maxp:maxpooling|marker[2]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP|memorywork:block|weight_case[0]   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|dense:dense|dp[0]                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |TOP|memorywork:block|i1[8]            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP|dense:dense|res[10]               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP|maxp:maxpooling|i[3]              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |TOP|memorywork:block|i_d[12]          ;
; 16:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; Yes        ; |TOP|result:result|read_addressp[6]    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TOP|maxp:maxpooling|read_addressp[1]  ;
; 9:1                ; 11 bits   ; 66 LEs        ; 11 LEs               ; 55 LEs                 ; Yes        ; |TOP|maxp:maxpooling|buff[1]           ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |TOP|result:result|buff[10]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |TOP|mem[0]                            ;
; 18:1               ; 13 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; Yes        ; |TOP|conv_TOP:conv|read_addressp[2]    ;
; 11:1               ; 9 bits    ; 63 LEs        ; 54 LEs               ; 9 LEs                  ; Yes        ; |TOP|memstartzap[3]                    ;
; 12:1               ; 10 bits   ; 80 LEs        ; 70 LEs               ; 10 LEs                 ; Yes        ; |TOP|memstartp[4]                      ;
; 34:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |TOP|border:border|prov[1]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|maxp:maxpooling|j[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP|num_maxp[2]                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |TOP|matrix[0]                         ;
; 3:1                ; 209 bits  ; 418 LEs       ; 418 LEs              ; 0 LEs                  ; No         ; |TOP|w15[3]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP|memstartzap_num                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |TOP|memorywork:block|i                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TOP|conv_TOP:conv|res_out_1           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP|memstartzap_num                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TOP|memstartzap_num                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |TOP|maxp:maxpooling|Add3              ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |TOP|read_addressp[12]                 ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |TOP|write_addressp[9]                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |TOP|dp[6]                             ;
; 17:1               ; 11 bits   ; 121 LEs       ; 22 LEs               ; 99 LEs                 ; No         ; |TOP|memorywork:block|Mux14            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; No         ; |TOP|maxp:maxpooling|Add3              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|filt                              ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux53            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux63            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux25            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux37            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux70            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux85            ;
; 18:1               ; 11 bits   ; 132 LEs       ; 22 LEs               ; 110 LEs                ; No         ; |TOP|memorywork:block|Mux3             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:memory|altsyncram:mem_rtl_0|altsyncram_m2e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for database:database|altsyncram:storage_rtl_0|altsyncram_97j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TOP ;
+-------------------------+-------+-----------------------------------+
; Parameter Name          ; Value ; Type                              ;
+-------------------------+-------+-----------------------------------+
; num_conv                ; 1     ; Signed Integer                    ;
; SIZE_1                  ; 11    ; Signed Integer                    ;
; SIZE_2                  ; 22    ; Signed Integer                    ;
; SIZE_3                  ; 33    ; Signed Integer                    ;
; SIZE_4                  ; 44    ; Signed Integer                    ;
; SIZE_5                  ; 55    ; Signed Integer                    ;
; SIZE_6                  ; 66    ; Signed Integer                    ;
; SIZE_7                  ; 77    ; Signed Integer                    ;
; SIZE_8                  ; 88    ; Signed Integer                    ;
; SIZE_9                  ; 99    ; Signed Integer                    ;
; SIZE_address_pix        ; 13    ; Signed Integer                    ;
; SIZE_address_pix_t      ; 12    ; Signed Integer                    ;
; SIZE_address_wei        ; 9     ; Signed Integer                    ;
; picture_size            ; 28    ; Signed Integer                    ;
; picture_storage_limit   ; 0     ; Signed Integer                    ;
; razmpar                 ; 14    ; Signed Integer                    ;
; razmpar2                ; 7     ; Signed Integer                    ;
; picture_storage_limit_2 ; 3136  ; Signed Integer                    ;
; convolution_size        ; 9     ; Signed Integer                    ;
+-------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: database:database ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 11    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv_TOP:conv ;
+--------------------+-------+-------------------------------+
; Parameter Name     ; Value ; Type                          ;
+--------------------+-------+-------------------------------+
; num_conv           ; 1     ; Signed Integer                ;
; SIZE_1             ; 11    ; Signed Integer                ;
; SIZE_2             ; 22    ; Signed Integer                ;
; SIZE_3             ; 33    ; Signed Integer                ;
; SIZE_4             ; 44    ; Signed Integer                ;
; SIZE_5             ; 55    ; Signed Integer                ;
; SIZE_6             ; 66    ; Signed Integer                ;
; SIZE_7             ; 77    ; Signed Integer                ;
; SIZE_8             ; 88    ; Signed Integer                ;
; SIZE_9             ; 99    ; Signed Integer                ;
; SIZE_address_pix   ; 13    ; Signed Integer                ;
; SIZE_address_pix_t ; 12    ; Signed Integer                ;
; SIZE_address_wei   ; 9     ; Signed Integer                ;
+--------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorywork:block ;
+------------------+-------+------------------------------------+
; Parameter Name   ; Value ; Type                               ;
+------------------+-------+------------------------------------+
; num_conv         ; 1     ; Signed Integer                     ;
; picture_size     ; 28    ; Signed Integer                     ;
; convolution_size ; 9     ; Signed Integer                     ;
; SIZE_1           ; 11    ; Signed Integer                     ;
; SIZE_2           ; 22    ; Signed Integer                     ;
; SIZE_3           ; 33    ; Signed Integer                     ;
; SIZE_4           ; 44    ; Signed Integer                     ;
; SIZE_5           ; 55    ; Signed Integer                     ;
; SIZE_6           ; 66    ; Signed Integer                     ;
; SIZE_7           ; 77    ; Signed Integer                     ;
; SIZE_8           ; 88    ; Signed Integer                     ;
; SIZE_9           ; 99    ; Signed Integer                     ;
; SIZE_address_pix ; 13    ; Signed Integer                     ;
; SIZE_address_wei ; 9     ; Signed Integer                     ;
+------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memorywork:block|addressRAM:inst_1 ;
+-----------------------+-------+-------------------------------------------------+
; Parameter Name        ; Value ; Type                                            ;
+-----------------------+-------+-------------------------------------------------+
; picture_size          ; 28    ; Signed Integer                                  ;
; convolution_size      ; 9     ; Signed Integer                                  ;
; picture_storage_limit ; 784   ; Signed Integer                                  ;
; convweight            ; 1828  ; Signed Integer                                  ;
; conv1                 ; 820   ; Signed Integer                                  ;
; conv2                 ; 964   ; Signed Integer                                  ;
; conv3                 ; 1252  ; Signed Integer                                  ;
; conv4                 ; 1828  ; Signed Integer                                  ;
; conv5                 ; 2980  ; Signed Integer                                  ;
; conv6                 ; 5284  ; Signed Integer                                  ;
; dense                 ; 5460  ; Signed Integer                                  ;
+-----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:memory ;
+--------------------+-------+----------------------------+
; Parameter Name     ; Value ; Type                       ;
+--------------------+-------+----------------------------+
; picture_size       ; 28    ; Signed Integer             ;
; SIZE_1             ; 11    ; Signed Integer             ;
; SIZE_2             ; 22    ; Signed Integer             ;
; SIZE_4             ; 44    ; Signed Integer             ;
; SIZE_9             ; 99    ; Signed Integer             ;
; SIZE_address_pix   ; 13    ; Signed Integer             ;
; SIZE_address_pix_t ; 12    ; Signed Integer             ;
; SIZE_address_wei   ; 9     ; Signed Integer             ;
+--------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: maxp:maxpooling ;
+------------------+-------+-----------------------------------+
; Parameter Name   ; Value ; Type                              ;
+------------------+-------+-----------------------------------+
; SIZE_1           ; 11    ; Signed Integer                    ;
; SIZE_2           ; 22    ; Signed Integer                    ;
; SIZE_3           ; 33    ; Signed Integer                    ;
; SIZE_4           ; 44    ; Signed Integer                    ;
; SIZE_address_pix ; 13    ; Signed Integer                    ;
+------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dense:dense ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; num_conv         ; 1     ; Signed Integer                ;
; SIZE_1           ; 11    ; Signed Integer                ;
; SIZE_2           ; 22    ; Signed Integer                ;
; SIZE_3           ; 33    ; Signed Integer                ;
; SIZE_4           ; 44    ; Signed Integer                ;
; SIZE_5           ; 55    ; Signed Integer                ;
; SIZE_6           ; 66    ; Signed Integer                ;
; SIZE_7           ; 77    ; Signed Integer                ;
; SIZE_8           ; 88    ; Signed Integer                ;
; SIZE_9           ; 99    ; Signed Integer                ;
; SIZE_address_pix ; 13    ; Signed Integer                ;
; SIZE_address_wei ; 9     ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: result:result ;
+------------------+-------+---------------------------------+
; Parameter Name   ; Value ; Type                            ;
+------------------+-------+---------------------------------+
; SIZE_1           ; 11    ; Signed Integer                  ;
; SIZE_2           ; 22    ; Signed Integer                  ;
; SIZE_3           ; 33    ; Signed Integer                  ;
; SIZE_4           ; 44    ; Signed Integer                  ;
; SIZE_address_pix ; 13    ; Signed Integer                  ;
+------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: conv:conv1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; SIZE           ; 11    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 11                   ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 7056                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 11                   ; Untyped              ;
; WIDTHAD_B                          ; 13                   ; Untyped              ;
; NUMWORDS_B                         ; 7056                 ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_m2e1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: database:database|altsyncram:storage_rtl_0        ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 11                                           ; Untyped        ;
; WIDTHAD_A                          ; 13                                           ; Untyped        ;
; NUMWORDS_A                         ; 5460                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 11                                           ; Untyped        ;
; WIDTHAD_B                          ; 13                                           ; Untyped        ;
; NUMWORDS_B                         ; 5460                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/neural_net.ram0_database_efb74bce.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_97j1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:mem_t_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 22                   ; Untyped                ;
; WIDTHAD_A                          ; 12                   ; Untyped                ;
; NUMWORDS_A                         ; 3136                 ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 22                   ; Untyped                ;
; WIDTHAD_B                          ; 12                   ; Untyped                ;
; NUMWORDS_B                         ; 3136                 ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_vki1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:memory|altsyncram:weight_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 99                   ; Untyped                 ;
; WIDTHAD_A                          ; 9                    ; Untyped                 ;
; NUMWORDS_A                         ; 257                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 99                   ; Untyped                 ;
; WIDTHAD_B                          ; 9                    ; Untyped                 ;
; NUMWORDS_B                         ; 257                  ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_otd1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_u9t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult1       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult2       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 7            ; Untyped             ;
; LPM_WIDTHR                                     ; 7            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult8          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv_TOP:conv|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 2            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: maxp:maxpooling|lpm_mult:Mult1     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ibt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult7          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult6          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult5          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult4          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult3          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult0          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult2          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: conv:conv1|lpm_mult:Mult1          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult1       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult2       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult3       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult4       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult5       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult6       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult7       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult8       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: border:border|lpm_mult:Mult9       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: maxp:maxpooling|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ebt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 4                                          ;
; Entity Instance                           ; RAM:memory|altsyncram:mem_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 11                                         ;
;     -- NUMWORDS_A                         ; 7056                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 11                                         ;
;     -- NUMWORDS_B                         ; 7056                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; database:database|altsyncram:storage_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 11                                         ;
;     -- NUMWORDS_A                         ; 5460                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 11                                         ;
;     -- NUMWORDS_B                         ; 5460                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; RAM:memory|altsyncram:mem_t_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 22                                         ;
;     -- NUMWORDS_A                         ; 3136                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 22                                         ;
;     -- NUMWORDS_B                         ; 3136                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
; Entity Instance                           ; RAM:memory|altsyncram:weight_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 99                                         ;
;     -- NUMWORDS_A                         ; 257                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 99                                         ;
;     -- NUMWORDS_B                         ; 257                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 32                             ;
; Entity Instance                       ; lpm_mult:Mult7                 ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv_TOP:conv|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 15                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv_TOP:conv|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 14                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 7                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult8      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult4                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 8                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult2                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 12                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult6                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 12                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult5                 ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 15                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv_TOP:conv|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 10                             ;
;     -- LPM_WIDTHB                     ; 2                              ;
;     -- LPM_WIDTHP                     ; 12                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 7                              ;
;     -- LPM_WIDTHP                     ; 9                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; maxp:maxpooling|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 16                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult7      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult6      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult5      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult4      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult3      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult2      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; conv:conv1|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 4                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 9                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 4                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 9                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult5   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult6   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult7   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult8   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; border:border|lpm_mult:Mult9   ;
;     -- LPM_WIDTHA                     ; 5                              ;
;     -- LPM_WIDTHB                     ; 5                              ;
;     -- LPM_WIDTHP                     ; 10                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; maxp:maxpooling|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                             ;
;     -- LPM_WIDTHB                     ; 4                              ;
;     -- LPM_WIDTHP                     ; 14                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult3                 ;
;     -- LPM_WIDTHA                     ; 2                              ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 12                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 1271                        ;
;     CLR               ; 8                           ;
;     ENA               ; 858                         ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 90                          ;
;     SCLR              ; 19                          ;
;     SLD               ; 9                           ;
;     plain             ; 221                         ;
; cycloneiii_lcell_comb ; 3420                        ;
;     arith             ; 1220                        ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 519                         ;
;         3 data inputs ; 697                         ;
;     normal            ; 2200                        ;
;         0 data inputs ; 62                          ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 312                         ;
;         3 data inputs ; 508                         ;
;         4 data inputs ; 1265                        ;
; cycloneiii_mac_mult   ; 13                          ;
; cycloneiii_mac_out    ; 13                          ;
; cycloneiii_ram_block  ; 143                         ;
;                       ;                             ;
; Max LUT depth         ; 27.10                       ;
; Average LUT depth     ; 8.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sun Dec 24 23:54:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural_net -c neural_net
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/top.v
    Info (12023): Found entity 1: TOP File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/result.v
    Info (12023): Found entity 1: result File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/ramtomem.v
    Info (12023): Found entity 1: memorywork File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/maxpooling.v
    Info (12023): Found entity 1: maxp File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/dense.v
    Info (12023): Found entity 1: dense File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/database.v
    Info (12023): Found entity 1: database File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/database.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/conv_top.v
    Info (12023): Found entity 1: conv_TOP File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/conv.v
    Info (12023): Found entity 1: conv File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/border.v
    Info (12023): Found entity 1: border File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/githubclonedrepo/verilog-generator-of-neural-net-digit-detector-for-fpga/verilog/code/neuroset/addressram.v
    Info (12023): Found entity 1: addressRAM File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 1
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 151
Warning (10230): Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 160
Warning (10230): Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 161
Warning (10230): Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 171
Warning (10230): Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 172
Warning (10230): Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 181
Warning (10230): Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 182
Warning (10230): Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 188
Warning (10230): Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 189
Warning (10230): Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 199
Warning (10230): Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 200
Warning (10230): Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 209
Warning (10230): Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 210
Warning (10230): Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 215
Warning (10230): Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 216
Warning (10230): Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 222
Warning (10230): Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 223
Warning (10230): Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 233
Warning (10230): Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 234
Warning (10230): Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 250
Warning (10230): Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 251
Warning (10230): Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 257
Warning (10230): Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 266
Warning (10230): Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 270
Warning (10230): Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 298
Warning (10230): Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 302
Warning (10230): Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
Warning (10230): Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
Warning (10230): Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 315
Warning (10230): Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 317
Warning (10230): Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 318
Warning (10230): Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 319
Warning (10230): Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 320
Warning (10230): Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 321
Warning (10230): Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 322
Warning (10230): Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 323
Warning (10230): Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 327
Warning (10230): Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 328
Warning (10230): Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 329
Warning (10230): Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 330
Warning (10230): Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 331
Warning (10230): Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 332
Warning (10230): Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 333
Warning (10230): Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 334
Warning (10230): Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 335
Warning (10230): Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 337
Warning (10230): Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 338
Warning (10230): Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 339
Warning (10230): Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 340
Warning (10230): Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 341
Warning (10230): Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 342
Warning (10230): Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 343
Warning (10230): Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 344
Warning (10230): Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 345
Warning (10230): Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 350
Warning (10230): Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 357
Info (12128): Elaborating entity "database" for hierarchy "database:database" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 124
Info (12128): Elaborating entity "conv_TOP" for hierarchy "conv_TOP:conv" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 125
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 73
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 85
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 88
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 136
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 138
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 146
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 174
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 177
Warning (10230): Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 194
Info (12128): Elaborating entity "memorywork" for hierarchy "memorywork:block" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 126
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 54
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 72
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 76
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 89
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 90
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 91
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 102
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 105
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 106
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 111
Warning (10230): Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 121
Info (12128): Elaborating entity "addressRAM" for hierarchy "memorywork:block|addressRAM:inst_1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 45
Warning (10230): Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 25
Warning (10230): Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 29
Warning (10230): Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 30
Warning (10230): Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 34
Warning (10230): Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 35
Warning (10230): Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 39
Warning (10230): Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 40
Warning (10230): Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 44
Warning (10230): Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 45
Warning (10230): Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 49
Warning (10230): Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 50
Warning (10230): Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 54
Warning (10230): Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 55
Warning (10230): Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 59
Warning (10230): Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "firstaddr", which holds its previous value in one or more paths through the always construct File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable "lastaddr", which holds its previous value in one or more paths through the always construct File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[0]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[1]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[2]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[3]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[4]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[5]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[6]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[7]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[8]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[9]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[10]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[11]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "lastaddr[12]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[0]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[1]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[2]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[3]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[4]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[5]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[6]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[7]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[8]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[9]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[10]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[11]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (10041): Inferred latch for "firstaddr[12]" at addressRAM.v(21) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:memory" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 127
Info (12128): Elaborating entity "border" for hierarchy "border:border" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 128
Info (12128): Elaborating entity "maxp" for hierarchy "maxp:maxpooling" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 129
Warning (10230): Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 38
Warning (10230): Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 42
Warning (10230): Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 47
Warning (10230): Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 49
Warning (10230): Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 53
Info (12128): Elaborating entity "dense" for hierarchy "dense:dense" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 130
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 52
Warning (10230): Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 52
Warning (10230): Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 59
Warning (10230): Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 65
Warning (10230): Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 66
Warning (10230): Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 69
Warning (10230): Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 74
Warning (10230): Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 80
Warning (10230): Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 84
Warning (10230): Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/dense.v Line: 86
Info (12128): Elaborating entity "result" for hierarchy "result:result" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 131
Warning (10230): Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 27
Warning (10230): Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 28
Warning (10230): Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 29
Warning (10230): Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 30
Warning (10230): Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 31
Warning (10230): Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 32
Warning (10230): Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 33
Warning (10230): Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 34
Warning (10230): Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 35
Warning (10230): Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 36
Warning (10230): Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 37
Warning (10230): Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 38
Warning (10230): Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 39
Warning (10230): Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4) File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/result.v Line: 42
Info (12128): Elaborating entity "conv" for hierarchy "conv:conv1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 133
Warning (276027): Inferred dual-clock RAM node "RAM:memory|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "database:database|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "RAM:memory|mem_t_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM:memory|weight_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 7056
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 7056
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "database:database|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 5460
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 5460
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/neural_net.ram0_database_efb74bce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:memory|mem_t_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3136
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 3136
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:memory|weight_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 99
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 257
        Info (286033): Parameter WIDTH_B set to 99
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 257
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 32 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 325
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv_TOP:conv|Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv_TOP:conv|Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult8" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 315
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 315
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv_TOP:conv|Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "maxp:maxpooling|Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 65
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult7" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult6" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult5" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult4" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult3" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "conv:conv1|Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult3" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult4" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult5" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult6" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult7" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult8" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "border:border|Mult9" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "maxp:maxpooling|Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 64
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
Info (12130): Elaborated megafunction instantiation "RAM:memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RAM:memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "7056"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "7056"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2e1.tdf
    Info (12023): Found entity 1: altsyncram_m2e1 File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_m2e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "database:database|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "database:database|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5460"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "5460"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/neural_net.ram0_database_efb74bce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97j1.tdf
    Info (12023): Found entity 1: altsyncram_97j1 File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_97j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RAM:memory|altsyncram:mem_t_rtl_0"
Info (12133): Instantiated megafunction "RAM:memory|altsyncram:mem_t_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3136"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "3136"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vki1.tdf
    Info (12023): Found entity 1: altsyncram_vki1 File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_vki1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RAM:memory|altsyncram:weight_rtl_0"
Info (12133): Instantiated megafunction "RAM:memory|altsyncram:weight_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "99"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "257"
    Info (12134): Parameter "WIDTH_B" = "99"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "257"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf
    Info (12023): Found entity 1: altsyncram_otd1 File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/altsyncram_otd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 325
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 325
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf
    Info (12023): Found entity 1: mult_u9t File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_u9t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
Info (12133): Instantiated megafunction "conv_TOP:conv|lpm_mult:Mult1" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf
    Info (12023): Found entity 1: mult_gbt File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_gbt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
Info (12133): Instantiated megafunction "conv_TOP:conv|lpm_mult:Mult2" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf
    Info (12023): Found entity 1: add_sub_2dh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_2dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "conv_TOP:conv|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf
    Info (12023): Found entity 1: add_sub_kbh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_kbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "conv:conv1|lpm_mult:Mult8" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
Info (12133): Instantiated megafunction "conv:conv1|lpm_mult:Mult8" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv.v Line: 75
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_p5t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult4" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
Info (12133): Instantiated megafunction "lpm_mult:Mult4" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult4" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult4" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult4" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf
    Info (12023): Found entity 1: add_sub_nbh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_nbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult4" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf
    Info (12023): Found entity 1: add_sub_0dh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_0dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 315
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 315
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "conv_TOP:conv|lpm_mult:Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
Info (12133): Instantiated megafunction "conv_TOP:conv|lpm_mult:Mult0" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/conv_TOP.v Line: 161
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "2"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 313
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf
    Info (12023): Found entity 1: add_sub_mbh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_mbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "maxp:maxpooling|lpm_mult:Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 65
Info (12133): Instantiated megafunction "maxp:maxpooling|lpm_mult:Mult1" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 65
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf
    Info (12023): Found entity 1: mult_ibt File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ibt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult0" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "border:border|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "border:border|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "border:border|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_afh.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult1" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult1" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult2" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult2" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "border:border|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "border:border|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "border:border|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "border:border|lpm_mult:Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/add_sub_bfh.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult3" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult3" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult4" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult4" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult5" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult5" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult6" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult6" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult7" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult7" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult8" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult8" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "border:border|lpm_mult:Mult9" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
Info (12133): Instantiated megafunction "border:border|lpm_mult:Mult9" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "maxp:maxpooling|lpm_mult:Mult0" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 64
Info (12133): Instantiated megafunction "maxp:maxpooling|lpm_mult:Mult0" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/maxpooling.v Line: 64
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ebt.tdf
    Info (12023): Found entity 1: mult_ebt File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 314
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[11]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 41
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[10]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 43
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[6]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 43
        Warning (14320): Synthesized away node "conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|decoder_node[1][11]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[10]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 41
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[11]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 42
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[10]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 42
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[9]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 42
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[8]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 42
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[9]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 43
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[8]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 43
        Warning (14320): Synthesized away node "maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[7]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/db/mult_ebt.tdf Line: 43
Info (13014): Ignored 53 buffer(s)
    Info (13016): Ignored 2 CARRY_SUM buffer(s)
    Info (13019): Ignored 51 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "memorywork:block|addressRAM:inst_1|firstaddr[7]" merged with LATCH primitive "memorywork:block|addressRAM:inst_1|lastaddr[10]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Info (13026): Duplicate LATCH primitive "memorywork:block|addressRAM:inst_1|firstaddr[8]" merged with LATCH primitive "memorywork:block|addressRAM:inst_1|firstaddr[9]" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[12] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[1]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[12] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[11] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[1]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[11] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[1]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[10] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[3]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[10] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[3]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[9] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[3]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[9] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[8] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[7] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[6] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[3]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[6] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[5] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[0]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[5] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[1]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[4] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[3]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[4] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|firstaddr[2] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[2]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Warning (13012): Latch memorywork:block|addressRAM:inst_1|lastaddr[2] has unsafe behavior File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/addressRAM.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal memorywork:block|step_out[0]~synth File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/RAMtoMEM.v Line: 30
Info (13000): Registers with preset signals will power-up high File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/TOP.v Line: 296
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "border:border|Add20~10" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (17048): Logic cell "border:border|Add20~16" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (17048): Logic cell "border:border|Add11~10" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (17048): Logic cell "border:border|Add11~12" File: C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/code/neuroset/border.v Line: 15
    Info (17048): Logic cell "lpm_mult:Mult2|multcore:mult_core|decoder_node[0][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult2|multcore:mult_core|decoder_node[1][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult3|multcore:mult_core|decoder_node[0][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult3|multcore:mult_core|decoder_node[1][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult6|multcore:mult_core|decoder_node[0][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult6|multcore:mult_core|decoder_node[1][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult1|multcore:mult_core|decoder_node[0][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult1|multcore:mult_core|decoder_node[1][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult0|multcore:mult_core|decoder_node[1][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult0|multcore:mult_core|decoder_node[1][0]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult0|multcore:mult_core|decoder_node[0][3]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
    Info (17048): Logic cell "lpm_mult:Mult0|multcore:mult_core|decoder_node[1][3]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 252
Info (144001): Generated suppressed messages file C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/output_files/neural_net.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4266 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 4066 logic cells
    Info (21064): Implemented 143 RAM segments
    Info (21062): Implemented 25 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Sun Dec 24 23:54:47 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ADMIN/GithubClonedRepo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/verilog/imp_cnn/output_files/neural_net.map.smsg.


