

================================================================
== Vivado HLS Report for 'HoughCircles'
================================================================
* Date:           Tue Dec  4 09:50:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.954|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |      0|    309|  3 ~ 103 |          -|          -|  0 ~ 3  |    no    |
        | + Loop 1.1          |      0|    100|         1|          1|          1| 0 ~ 100 |    yes   |
        |- Loop 2             |  77924|  77924|         1|          -|          -|    77924|    no    |
        |- Loop 3             |    321|    321|         1|          -|          -|      321|    no    |
        |- Loop 4             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 4.1          |      ?|      ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 4.1.1      |      ?|      ?|         ?|          -|          -|        2|    no    |
        |   +++ Loop 4.1.1.1  |      ?|      ?|         2|          2|          2|        ?|    yes   |
        |- Loop 5             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 5.1          |      ?|      ?|         6|          3|          3|        ?|    yes   |
        |- Loop 6             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 6.1          |      ?|      ?|         2|          2|          2|        ?|    yes   |
        | + Loop 6.2          |      ?|      ?|         7|          2|          2|        ?|    yes   |
        | + Loop 6.3          |      ?|      ?|         2|          2|          2|        ?|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 3, depth = 6
  * Pipeline-3: initiation interval (II) = 2, depth = 2
  * Pipeline-4: initiation interval (II) = 2, depth = 7
  * Pipeline-5: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 2, D = 2, States = { 49 50 }
  Pipeline-2 : II = 3, D = 6, States = { 53 54 55 56 57 58 }
  Pipeline-3 : II = 2, D = 2, States = { 64 65 }
  Pipeline-4 : II = 2, D = 7, States = { 68 69 70 71 72 73 74 }
  Pipeline-5 : II = 2, D = 2, States = { 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_50_i)
	5  / (!tmp_50_i)
3 --> 
	4  / (!tmp_52_i)
	3  / (tmp_52_i)
4 --> 
	2  / true
5 --> 
	5  / (!exitcond7_i)
	6  / (exitcond7_i)
6 --> 
	6  / (!exitcond6_i)
	7  / (exitcond6_i)
7 --> 
	8  / (tmp_55_i)
	52  / (!tmp_55_i)
8 --> 
	9  / (tmp_60_i)
	7  / (!tmp_60_i)
9 --> 
	10  / (!tmp_64_i & !tmp_68_i)
	48  / (tmp_64_i) | (tmp_68_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!tmp_64_i & !tmp_68_i & !exitcond_i)
	8  / (tmp_64_i) | (tmp_68_i) | (exitcond_i)
49 --> 
	51  / (tmp_110_i) | (!tmp_110_i & or_cond3_i)
	50  / (!tmp_110_i & !or_cond3_i)
50 --> 
	49  / true
51 --> 
	48  / true
52 --> 
	60  / (!tmp_59_i)
	53  / (tmp_59_i)
53 --> 
	59  / (!tmp_65_i)
	54  / (tmp_65_i)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	53  / true
59 --> 
	52  / true
60 --> 
	61  / true
61 --> 
	62  / (tmp_66_i)
	83  / (!tmp_66_i)
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / (tmp_86_i & !tmp_96_i)
	67  / (!tmp_86_i)
	64  / (tmp_86_i & tmp_96_i)
66 --> 
	82  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	75  / (!tmp_97_i)
	74  / (tmp_97_i)
74 --> 
	68  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	79  / (tmp_118_i)
	78  / (!tmp_118_i)
78 --> 
	77  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / (!tmp_86_i & tmp_132_i & tmp_146_i)
	61  / (tmp_86_i) | (!tmp_132_i) | (!tmp_146_i)
83 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.57>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%circles_val_addr_6 = getelementptr [300 x i16]* %circles_val, i64 0, i64 0" [./hough.h:648]   --->   Operation 84 'getelementptr' 'circles_val_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%accum = alloca [77924 x i32], align 16" [./hough.h:512]   --->   Operation 85 'alloca' 'accum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dist_accum = alloca [321 x i32], align 16" [./hough.h:519]   --->   Operation 86 'alloca' 'dist_accum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%pt_buf_val_x = alloca [76800 x i31], align 4" [./hough.h:526]   --->   Operation 87 'alloca' 'pt_buf_val_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%pt_buf_val_y = alloca [76800 x i31], align 4" [./hough.h:526]   --->   Operation 88 'alloca' 'pt_buf_val_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%centers_val = alloca [77924 x i32], align 4" [./hough.h:562]   --->   Operation 89 'alloca' 'centers_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %max_radius, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %min_radius, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %min_dist, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %acc_threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.26ns)   --->   "%circles_rows_read = call i3 @_ssdm_op_Read.ap_fifo.i3P(i3* %circles_rows)"   --->   Operation 98 'read' 'circles_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (2.26ns)   --->   "%circles_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %circles_cols)"   --->   Operation 99 'read' 'circles_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (2.26ns)   --->   "%acc_threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %acc_threshold)"   --->   Operation 100 'read' 'acc_threshold_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (2.26ns)   --->   "%min_dist_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %min_dist)"   --->   Operation 101 'read' 'min_dist_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (2.26ns)   --->   "%min_radius_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %min_radius)"   --->   Operation 102 'read' 'min_radius_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (2.26ns)   --->   "%max_radius_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_radius)"   --->   Operation 103 'read' 'max_radius_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %circles_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i3P(i3* %circles_rows_out, i3 %circles_rows_read)"   --->   Operation 105 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %circles_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %circles_cols_out, i8 %circles_cols_read)"   --->   Operation 107 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)" [./hough.h:487]   --->   Operation 108 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)" [./hough.h:488]   --->   Operation 109 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (1.31ns)   --->   "%tmp_i_i = icmp sgt i32 %rows, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:495]   --->   Operation 110 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.45ns)   --->   "%max_r0 = select i1 %tmp_i_i, i32 %rows, i32 %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:495]   --->   Operation 111 'select' 'max_r0' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %min_radius_read, 1" [./hough.h:496]   --->   Operation 112 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.31ns)   --->   "%tmp_i_239 = icmp slt i32 %max_r0, %min_radius_read" [./hough.h:496]   --->   Operation 113 'icmp' 'tmp_i_239' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%or_cond_i = or i1 %tmp_i, %tmp_i_239" [./hough.h:496]   --->   Operation 114 'or' 'or_cond_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%tmp_47 = trunc i32 %min_radius_read to i31" [./hough.h:496]   --->   Operation 115 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.46ns) (out node of the LUT)   --->   "%temp = select i1 %or_cond_i, i31 1, i31 %tmp_47" [./hough.h:496]   --->   Operation 116 'select' 'temp' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%max_radius_assign_ca = zext i31 %temp to i32" [./hough.h:496]   --->   Operation 117 'zext' 'max_radius_assign_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.31ns)   --->   "%tmp_47_i = icmp slt i32 %max_radius_read, 1" [./hough.h:499]   --->   Operation 118 'icmp' 'tmp_47_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.31ns)   --->   "%tmp_48_i = icmp slt i32 %max_r0, %max_radius_read" [./hough.h:499]   --->   Operation 119 'icmp' 'tmp_48_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node min_radius_assign_3)   --->   "%or_cond8_i = or i1 %tmp_47_i, %tmp_48_i" [./hough.h:499]   --->   Operation 120 'or' 'or_cond8_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.46ns) (out node of the LUT)   --->   "%min_radius_assign_3 = select i1 %or_cond8_i, i32 %max_r0, i32 %max_radius_read" [./hough.h:499]   --->   Operation 121 'select' 'min_radius_assign_3' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i32 %min_radius_assign_3 to i31" [./hough.h:504]   --->   Operation 122 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.31ns)   --->   "%tmp_49_i = icmp slt i32 %min_radius_assign_3, %max_radius_assign_ca" [./hough.h:502]   --->   Operation 123 'icmp' 'tmp_49_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.44ns)   --->   "%p_max_r = select i1 %tmp_49_i, i31 %temp, i31 %tmp_48" [./hough.h:502]   --->   Operation 124 'select' 'p_max_r' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_max_r_cast_i = zext i31 %p_max_r to i32" [./hough.h:502]   --->   Operation 125 'zext' 'p_max_r_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.45ns)   --->   "%p_min_r_2 = select i1 %tmp_49_i, i32 %min_radius_assign_3, i32 %max_radius_assign_ca" [./hough.h:502]   --->   Operation 126 'select' 'p_min_r_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i.i" [./type.h:186->./hough.h:509]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i2 [ 0, %entry ], [ %i, %._crit_edge1.i.i.loopexit ]"   --->   Operation 128 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %entry ], [ %next_mul, %._crit_edge1.i.i.loopexit ]"   --->   Operation 129 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.27ns)   --->   "%next_mul = add i9 %phi_mul, 100"   --->   Operation 130 'add' 'next_mul' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%i_0_i_cast_cast_i = zext i2 %i_0_i_i to i3" [./type.h:187->./hough.h:509]   --->   Operation 131 'zext' 'i_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.63ns)   --->   "%tmp_50_i = icmp slt i3 %i_0_i_cast_cast_i, %circles_rows_read" [./type.h:187->./hough.h:509]   --->   Operation 132 'icmp' 'tmp_50_i' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 133 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.80ns)   --->   "%i = add i2 %i_0_i_i, 1" [./type.h:187->./hough.h:509]   --->   Operation 134 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_50_i, label %.preheader.i.i.preheader, label %SetValue.exit.i.preheader" [./type.h:187->./hough.h:509]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.97ns)   --->   "br label %.preheader.i.i" [./type.h:188->./hough.h:509]   --->   Operation 136 'br' <Predicate = (tmp_50_i)> <Delay = 0.97>
ST_2 : Operation 137 [1/1] (0.97ns)   --->   "br label %SetValue.exit.i" [./hough.h:514]   --->   Operation 137 'br' <Predicate = (!tmp_50_i)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i7 [ %j, %0 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 138 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8" [./type.h:188->./hough.h:509]   --->   Operation 139 'zext' 'j_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.98ns)   --->   "%tmp_52_i = icmp slt i8 %j_0_i_cast_cast_i, %circles_cols_read" [./type.h:188->./hough.h:509]   --->   Operation 140 'icmp' 'tmp_52_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)"   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "%j = add i7 %j_0_i_i, 1" [./type.h:188->./hough.h:509]   --->   Operation 142 'add' 'j' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_52_i, label %0, label %._crit_edge1.i.i.loopexit" [./type.h:188->./hough.h:509]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [./type.h:188->./hough.h:509]   --->   Operation 144 'specregionbegin' 'tmp_58_i' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:190->./hough.h:509]   --->   Operation 145 'specpipeline' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_54_i_cast = zext i7 %j_0_i_i to i9" [./type.h:191->./hough.h:509]   --->   Operation 146 'zext' 'tmp_54_i_cast' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.27ns)   --->   "%tmp_16 = add i9 %phi_mul, %tmp_54_i_cast" [./type.h:191->./hough.h:509]   --->   Operation 147 'add' 'tmp_16' <Predicate = (tmp_52_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i9 %tmp_16 to i64" [./type.h:191->./hough.h:509]   --->   Operation 148 'zext' 'tmp_16_cast' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%circles_val_addr = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_16_cast" [./type.h:191->./hough.h:509]   --->   Operation 149 'getelementptr' 'circles_val_addr' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.99ns)   --->   "store i16 0, i16* %circles_val_addr, align 2" [./type.h:191->./hough.h:509]   --->   Operation 150 'store' <Predicate = (tmp_52_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_58_i)" [./type.h:192->./hough.h:509]   --->   Operation 151 'specregionend' 'empty' <Predicate = (tmp_52_i)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./type.h:188->./hough.h:509]   --->   Operation 152 'br' <Predicate = (tmp_52_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.99>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%n_i = phi i17 [ %n, %1 ], [ 0, %SetValue.exit.i.preheader ]"   --->   Operation 154 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.25ns)   --->   "%exitcond7_i = icmp eq i17 %n_i, -53148" [./hough.h:514]   --->   Operation 155 'icmp' 'exitcond7_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 77924, i64 77924, i64 77924)"   --->   Operation 156 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.26ns)   --->   "%n = add i17 %n_i, 1" [./hough.h:514]   --->   Operation 157 'add' 'n' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %.preheader15.i.preheader, label %1" [./hough.h:514]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_53_i = zext i17 %n_i to i64" [./hough.h:515]   --->   Operation 159 'zext' 'tmp_53_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%accum_addr = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_53_i" [./hough.h:515]   --->   Operation 160 'getelementptr' 'accum_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.99ns)   --->   "store i32 0, i32* %accum_addr, align 4" [./hough.h:515]   --->   Operation 161 'store' <Predicate = (!exitcond7_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "br label %SetValue.exit.i" [./hough.h:514]   --->   Operation 162 'br' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.97ns)   --->   "br label %.preheader15.i" [./hough.h:521]   --->   Operation 163 'br' <Predicate = (exitcond7_i)> <Delay = 0.97>

State 6 <SV = 3> <Delay = 1.99>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%n1_i = phi i9 [ %n_1, %2 ], [ 0, %.preheader15.i.preheader ]"   --->   Operation 164 'phi' 'n1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.01ns)   --->   "%exitcond6_i = icmp eq i9 %n1_i, -191" [./hough.h:521]   --->   Operation 165 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 321, i64 321, i64 321)"   --->   Operation 166 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.27ns)   --->   "%n_1 = add i9 %n1_i, 1" [./hough.h:521]   --->   Operation 167 'add' 'n_1' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %vector.exit.i.preheader, label %2" [./hough.h:521]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_56_i = zext i9 %n1_i to i64" [./hough.h:522]   --->   Operation 169 'zext' 'tmp_56_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%dist_accum_addr = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_56_i" [./hough.h:522]   --->   Operation 170 'getelementptr' 'dist_accum_addr' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.99ns)   --->   "store i32 0, i32* %dist_accum_addr, align 4" [./hough.h:522]   --->   Operation 171 'store' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader15.i" [./hough.h:521]   --->   Operation 172 'br' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%pt_buf_length_i = alloca i32"   --->   Operation 173 'alloca' 'pt_buf_length_i' <Predicate = (exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.97ns)   --->   "store i32 0, i32* %pt_buf_length_i"   --->   Operation 174 'store' <Predicate = (exitcond6_i)> <Delay = 0.97>
ST_6 : Operation 175 [1/1] (0.97ns)   --->   "br label %vector.exit.i" [./hough.h:527]   --->   Operation 175 'br' <Predicate = (exitcond6_i)> <Delay = 0.97>

State 7 <SV = 4> <Delay = 1.77>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%p_y_assign = phi i31 [ 0, %vector.exit.i.preheader ], [ %i_1, %vector.exit.i.loopexit ]"   --->   Operation 176 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%p_y_assign_cast_i = zext i31 %p_y_assign to i32" [./hough.h:527]   --->   Operation 177 'zext' 'p_y_assign_cast_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.31ns)   --->   "%tmp_55_i = icmp slt i32 %p_y_assign_cast_i, %rows" [./hough.h:527]   --->   Operation 178 'icmp' 'tmp_55_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (1.55ns)   --->   "%i_1 = add i31 %p_y_assign, 1" [./hough.h:527]   --->   Operation 179 'add' 'i_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %tmp_55_i, label %.preheader14.preheader.i, label %.preheader11.i.preheader" [./hough.h:527]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i31 %p_y_assign to i10" [./hough.h:527]   --->   Operation 181 'trunc' 'tmp_49' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_49, i8 0)" [./hough.h:527]   --->   Operation 182 'bitconcatenate' 'p_shl_cast' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i31 %p_y_assign to i12" [./hough.h:527]   --->   Operation 183 'trunc' 'tmp_50' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_50, i6 0)" [./hough.h:532]   --->   Operation 184 'bitconcatenate' 'p_shl1_cast' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.28ns)   --->   "%tmp_19 = add i18 %p_shl_cast, %p_shl1_cast" [./hough.h:532]   --->   Operation 185 'add' 'tmp_19' <Predicate = (tmp_55_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i31 %p_y_assign to i16" [./hough.h:527]   --->   Operation 186 'trunc' 'tmp_51' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%y0 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_51, i16 0)" [./hough.h:539]   --->   Operation 187 'bitconcatenate' 'y0' <Predicate = (tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.97ns)   --->   "br label %.preheader14.i" [./hough.h:528]   --->   Operation 188 'br' <Predicate = (tmp_55_i)> <Delay = 0.97>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%centers_length_i = alloca i32"   --->   Operation 189 'alloca' 'centers_length_i' <Predicate = (!tmp_55_i)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.97ns)   --->   "store i32 0, i32* %centers_length_i"   --->   Operation 190 'store' <Predicate = (!tmp_55_i)> <Delay = 0.97>
ST_7 : Operation 191 [1/1] (0.97ns)   --->   "br label %.preheader11.i"   --->   Operation 191 'br' <Predicate = (!tmp_55_i)> <Delay = 0.97>

State 8 <SV = 5> <Delay = 3.28>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_x_assign = phi i31 [ 0, %.preheader14.preheader.i ], [ %j_1, %.preheader14.i.backedge ]"   --->   Operation 192 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%p_x_assign_cast_i = zext i31 %p_x_assign to i32" [./hough.h:528]   --->   Operation 193 'zext' 'p_x_assign_cast_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (1.31ns)   --->   "%tmp_60_i = icmp slt i32 %p_x_assign_cast_i, %cols" [./hough.h:528]   --->   Operation 194 'icmp' 'tmp_60_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (1.55ns)   --->   "%j_1 = add i31 %p_x_assign, 1" [./hough.h:528]   --->   Operation 195 'add' 'j_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %tmp_60_i, label %3, label %vector.exit.i.loopexit" [./hough.h:528]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i31 %p_x_assign to i18" [./hough.h:532]   --->   Operation 197 'trunc' 'tmp_52' <Predicate = (tmp_60_i)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.28ns)   --->   "%tmp_21 = add i18 %tmp_19, %tmp_52" [./hough.h:532]   --->   Operation 198 'add' 'tmp_21' <Predicate = (tmp_60_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i18 %tmp_21 to i64" [./hough.h:532]   --->   Operation 199 'zext' 'tmp_21_cast' <Predicate = (tmp_60_i)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_21_cast" [./hough.h:532]   --->   Operation 200 'getelementptr' 'edge_val_addr' <Predicate = (tmp_60_i)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%dx_val_addr = getelementptr [76800 x i16]* %dx_val, i64 0, i64 %tmp_21_cast" [./hough.h:530]   --->   Operation 201 'getelementptr' 'dx_val_addr' <Predicate = (tmp_60_i)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%dy_val_addr = getelementptr [76800 x i16]* %dy_val, i64 0, i64 %tmp_21_cast" [./hough.h:531]   --->   Operation 202 'getelementptr' 'dy_val_addr' <Predicate = (tmp_60_i)> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (1.99ns)   --->   "%dx_val_load = load i16* %dx_val_addr, align 2" [./hough.h:530]   --->   Operation 203 'load' 'dx_val_load' <Predicate = (tmp_60_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_8 : Operation 204 [2/2] (1.99ns)   --->   "%dy_val_load = load i16* %dy_val_addr, align 2" [./hough.h:531]   --->   Operation 204 'load' 'dy_val_load' <Predicate = (tmp_60_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_8 : Operation 205 [2/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:532]   --->   Operation 205 'load' 'edge_val_load' <Predicate = (tmp_60_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "br label %vector.exit.i"   --->   Operation 206 'br' <Predicate = (!tmp_60_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.73>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [./hough.h:528]   --->   Operation 207 'specregionbegin' 'tmp_62_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/2] (1.99ns)   --->   "%dx_val_load = load i16* %dx_val_addr, align 2" [./hough.h:530]   --->   Operation 208 'load' 'dx_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%vx = sext i16 %dx_val_load to i32" [./hough.h:530]   --->   Operation 209 'sext' 'vx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/2] (1.99ns)   --->   "%dy_val_load = load i16* %dy_val_addr, align 2" [./hough.h:531]   --->   Operation 210 'load' 'dy_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%vy = sext i16 %dy_val_load to i32" [./hough.h:531]   --->   Operation 211 'sext' 'vy' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:532]   --->   Operation 212 'load' 'edge_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_9 : Operation 213 [1/1] (0.98ns)   --->   "%tmp_64_i = icmp eq i8 %edge_val_load, 0" [./hough.h:532]   --->   Operation 213 'icmp' 'tmp_64_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %tmp_64_i, label %._crit_edge.i, label %4" [./hough.h:532]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_68_i)   --->   "%tmp_67_i = or i16 %dy_val_load, %dx_val_load" [./hough.h:532]   --->   Operation 215 'or' 'tmp_67_i' <Predicate = (!tmp_64_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (1.25ns) (out node of the LUT)   --->   "%tmp_68_i = icmp eq i16 %tmp_67_i, 0" [./hough.h:532]   --->   Operation 216 'icmp' 'tmp_68_i' <Predicate = (!tmp_64_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %tmp_68_i, label %._crit_edge.i, label %5" [./hough.h:532]   --->   Operation 217 'br' <Predicate = (!tmp_64_i)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (2.08ns)   --->   "%tmp_79_i = mul nsw i32 %vx, %vx" [./hough.h:535]   --->   Operation 218 'mul' 'tmp_79_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 219 [1/1] (4.41ns)   --->   "%tmp_80_i = mul nsw i32 %vy, %vy" [./hough.h:535]   --->   Operation 219 'mul' 'tmp_80_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/1] (2.33ns)   --->   "%xf_V = add nsw i32 %tmp_80_i, %tmp_79_i" [./hough.h:535]   --->   Operation 220 'add' 'xf_V' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader14.i.backedge" [./hough.h:533]   --->   Operation 221 'br' <Predicate = (tmp_64_i) | (tmp_68_i)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 13.4>
ST_10 : Operation 222 [2/2] (13.4ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:535]   --->   Operation 222 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 13.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 15.9>
ST_11 : Operation 223 [1/2] (15.9ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %xf_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:535]   --->   Operation 223 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 15.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 2.01>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%p_Val2_19 = zext i16 %p_Val2_i_i_i to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:535]   --->   Operation 224 'zext' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_82_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %dx_val_load, i16 0)" [./hough.h:536]   --->   Operation 225 'bitconcatenate' 'tmp_82_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [36/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 226 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_83_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %dy_val_load, i16 0)" [./hough.h:537]   --->   Operation 227 'bitconcatenate' 'tmp_83_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [36/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 228 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.01>
ST_13 : Operation 229 [35/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 229 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [35/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 230 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.01>
ST_14 : Operation 231 [34/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 231 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [34/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 232 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.01>
ST_15 : Operation 233 [33/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 233 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [33/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 234 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.01>
ST_16 : Operation 235 [32/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 235 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [32/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 236 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 2.01>
ST_17 : Operation 237 [31/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 237 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [31/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 238 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 2.01>
ST_18 : Operation 239 [30/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 239 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [30/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 240 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 2.01>
ST_19 : Operation 241 [29/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 241 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [29/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 242 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 2.01>
ST_20 : Operation 243 [28/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 243 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [28/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 244 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 2.01>
ST_21 : Operation 245 [27/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 245 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [27/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 246 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 2.01>
ST_22 : Operation 247 [26/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 247 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [26/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 248 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 2.01>
ST_23 : Operation 249 [25/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 249 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [25/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 250 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 2.01>
ST_24 : Operation 251 [24/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 251 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [24/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 252 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 2.01>
ST_25 : Operation 253 [23/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 253 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [23/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 254 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 2.01>
ST_26 : Operation 255 [22/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 255 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [22/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 256 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 2.01>
ST_27 : Operation 257 [21/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 257 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [21/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 258 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 2.01>
ST_28 : Operation 259 [20/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 259 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [20/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 260 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 2.01>
ST_29 : Operation 261 [19/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 261 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [19/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 262 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 2.01>
ST_30 : Operation 263 [18/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 263 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [18/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 264 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 2.01>
ST_31 : Operation 265 [17/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 265 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [17/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 266 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 2.01>
ST_32 : Operation 267 [16/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 267 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 268 [16/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 268 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 2.01>
ST_33 : Operation 269 [15/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 269 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 270 [15/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 270 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 2.01>
ST_34 : Operation 271 [14/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 271 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 272 [14/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 272 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 2.01>
ST_35 : Operation 273 [13/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 273 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 274 [13/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 274 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 2.01>
ST_36 : Operation 275 [12/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 275 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 276 [12/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 276 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 2.01>
ST_37 : Operation 277 [11/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 277 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 278 [11/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 278 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 2.01>
ST_38 : Operation 279 [10/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 279 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 280 [10/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 280 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 2.01>
ST_39 : Operation 281 [9/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 281 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 282 [9/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 282 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 2.01>
ST_40 : Operation 283 [8/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 283 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 284 [8/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 284 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 2.01>
ST_41 : Operation 285 [7/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 285 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [7/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 286 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 2.01>
ST_42 : Operation 287 [6/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 287 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [6/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 288 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 2.01>
ST_43 : Operation 289 [5/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 289 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 290 [5/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 290 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 2.01>
ST_44 : Operation 291 [4/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 291 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 292 [4/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 292 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 2.01>
ST_45 : Operation 293 [3/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 293 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 294 [3/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 294 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 2.01>
ST_46 : Operation 295 [2/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 295 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 296 [2/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 296 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 2.01>
ST_47 : Operation 297 [1/36] (2.01ns)   --->   "%sx = sdiv i32 %tmp_82_i, %p_Val2_19" [./hough.h:536]   --->   Operation 297 'sdiv' 'sx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 298 [1/36] (2.01ns)   --->   "%sy = sdiv i32 %tmp_83_i, %p_Val2_19" [./hough.h:537]   --->   Operation 298 'sdiv' 'sy' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.01> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i31 %p_x_assign to i16" [./hough.h:528]   --->   Operation 299 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (0.00ns)   --->   "%x0 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_55, i16 0)" [./hough.h:538]   --->   Operation 300 'bitconcatenate' 'x0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 301 [1/1] (0.97ns)   --->   "br label %6" [./hough.h:541]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.97>

State 48 <SV = 45> <Delay = 6.59>
ST_48 : Operation 302 [1/1] (0.00ns)   --->   "%sx1_i = phi i32 [ %sx, %5 ], [ %sx_1, %.loopexit4.i ]"   --->   Operation 302 'phi' 'sx1_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.00>
ST_48 : Operation 303 [1/1] (0.00ns)   --->   "%sy1_i = phi i32 [ %sy, %5 ], [ %sy_1, %.loopexit4.i ]"   --->   Operation 303 'phi' 'sy1_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.00>
ST_48 : Operation 304 [1/1] (0.00ns)   --->   "%k_i = phi i2 [ 0, %5 ], [ %k, %.loopexit4.i ]"   --->   Operation 304 'phi' 'k_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.00>
ST_48 : Operation 305 [1/1] (0.45ns)   --->   "%exitcond_i = icmp eq i2 %k_i, -2" [./hough.h:541]   --->   Operation 305 'icmp' 'exitcond_i' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 306 'speclooptripcount' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.00>
ST_48 : Operation 307 [1/1] (0.80ns)   --->   "%k = add i2 %k_i, 1" [./hough.h:541]   --->   Operation 307 'add' 'k' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %11, label %7" [./hough.h:541]   --->   Operation 308 'br' <Predicate = (!tmp_64_i & !tmp_68_i)> <Delay = 0.00>
ST_48 : Operation 309 [1/1] (5.02ns)   --->   "%tmp_98_i = mul nsw i32 %sx1_i, %p_min_r_2" [./hough.h:542]   --->   Operation 309 'mul' 'tmp_98_i' <Predicate = (!tmp_64_i & !tmp_68_i & !exitcond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 310 [1/1] (1.57ns)   --->   "%x1 = add nsw i32 %tmp_98_i, %x0" [./hough.h:542]   --->   Operation 310 'add' 'x1' <Predicate = (!tmp_64_i & !tmp_68_i & !exitcond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 311 [1/1] (5.02ns)   --->   "%tmp_99_i = mul nsw i32 %sy1_i, %p_min_r_2" [./hough.h:543]   --->   Operation 311 'mul' 'tmp_99_i' <Predicate = (!tmp_64_i & !tmp_68_i & !exitcond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 312 [1/1] (1.57ns)   --->   "%y1 = add nsw i32 %tmp_99_i, %y0" [./hough.h:543]   --->   Operation 312 'add' 'y1' <Predicate = (!tmp_64_i & !tmp_68_i & !exitcond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [1/1] (0.97ns)   --->   "br label %8" [./hough.h:544]   --->   Operation 313 'br' <Predicate = (!tmp_64_i & !tmp_68_i & !exitcond_i)> <Delay = 0.97>
ST_48 : Operation 314 [1/1] (0.00ns)   --->   "%pt_buf_length_i_load_1 = load i32* %pt_buf_length_i" [./type.h:117->./hough.h:557]   --->   Operation 314 'load' 'pt_buf_length_i_load_1' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 315 [1/1] (1.57ns)   --->   "%pt_buf_length = add nsw i32 %pt_buf_length_i_load_1, 1" [./type.h:117->./hough.h:557]   --->   Operation 315 'add' 'pt_buf_length' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_i12_i = sext i32 %pt_buf_length_i_load_1 to i64" [./type.h:117->./hough.h:557]   --->   Operation 316 'sext' 'tmp_i12_i' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 317 [1/1] (0.00ns)   --->   "%pt_buf_val_x_addr = getelementptr [76800 x i31]* %pt_buf_val_x, i64 0, i64 %tmp_i12_i" [./type.h:117->./hough.h:557]   --->   Operation 317 'getelementptr' 'pt_buf_val_x_addr' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 318 [1/1] (1.99ns)   --->   "store i31 %p_x_assign, i31* %pt_buf_val_x_addr, align 4" [./type.h:117->./hough.h:557]   --->   Operation 318 'store' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_48 : Operation 319 [1/1] (0.00ns)   --->   "%pt_buf_val_y_addr = getelementptr [76800 x i31]* %pt_buf_val_y, i64 0, i64 %tmp_i12_i" [./type.h:117->./hough.h:557]   --->   Operation 319 'getelementptr' 'pt_buf_val_y_addr' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 320 [1/1] (1.99ns)   --->   "store i31 %p_y_assign, i31* %pt_buf_val_y_addr, align 4" [./type.h:117->./hough.h:557]   --->   Operation 320 'store' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_48 : Operation 321 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_62_i)" [./hough.h:558]   --->   Operation 321 'specregionend' 'empty_241' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 322 [1/1] (0.97ns)   --->   "store i32 %pt_buf_length, i32* %pt_buf_length_i" [./hough.h:557]   --->   Operation 322 'store' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.97>
ST_48 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader14.i.backedge" [./hough.h:558]   --->   Operation 323 'br' <Predicate = (!tmp_64_i & !tmp_68_i & exitcond_i)> <Delay = 0.00>
ST_48 : Operation 324 [1/1] (0.00ns)   --->   "br label %.preheader14.i"   --->   Operation 324 'br' <Predicate = (tmp_64_i) | (tmp_68_i) | (exitcond_i)> <Delay = 0.00>

State 49 <SV = 46> <Delay = 6.40>
ST_49 : Operation 325 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ %x1, %7 ], [ %x1_1, %10 ]"   --->   Operation 325 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 326 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ %y1, %7 ], [ %y1_1, %10 ]"   --->   Operation 326 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 327 [1/1] (0.00ns)   --->   "%r1_i = phi i32 [ %p_min_r_2, %7 ], [ %r_2, %10 ]"   --->   Operation 327 'phi' 'r1_i' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 328 [1/1] (1.31ns)   --->   "%tmp_110_i = icmp sgt i32 %r1_i, %p_max_r_cast_i" [./hough.h:544]   --->   Operation 328 'icmp' 'tmp_110_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %tmp_110_i, label %.loopexit4.i, label %9" [./hough.h:544]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_119_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [./hough.h:544]   --->   Operation 330 'specregionbegin' 'tmp_119_i' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:545]   --->   Operation 331 'specpipeline' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_121_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %x_i, i32 16, i32 31)" [./hough.h:546]   --->   Operation 332 'partselect' 'tmp_121_i' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_123_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %y_i, i32 16, i32 31)" [./hough.h:547]   --->   Operation 333 'partselect' 'tmp_123_i' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 334 [1/1] (0.00ns)   --->   "%y2_cast_i = sext i16 %tmp_123_i to i17" [./hough.h:551]   --->   Operation 334 'sext' 'y2_cast_i' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_cond3_i)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_i, i32 31)" [./hough.h:548]   --->   Operation 335 'bitselect' 'tmp_64' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 336 [1/1] (1.25ns)   --->   "%tmp_125_i = icmp sgt i16 %tmp_121_i, 319" [./hough.h:548]   --->   Operation 336 'icmp' 'tmp_125_i' <Predicate = (!tmp_110_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_cond3_i)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_i, i32 31)" [./hough.h:548]   --->   Operation 337 'bitselect' 'tmp_65' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 338 [1/1] (1.25ns)   --->   "%tmp_127_i = icmp sgt i16 %tmp_123_i, 239" [./hough.h:548]   --->   Operation 338 'icmp' 'tmp_127_i' <Predicate = (!tmp_110_i)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node or_cond3_i)   --->   "%tmp = or i1 %tmp_64, %tmp_125_i" [./hough.h:548]   --->   Operation 339 'or' 'tmp' <Predicate = (!tmp_110_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node or_cond3_i)   --->   "%tmp4 = or i1 %tmp_65, %tmp_127_i" [./hough.h:548]   --->   Operation 340 'or' 'tmp4' <Predicate = (!tmp_110_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 341 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond3_i = or i1 %tmp4, %tmp" [./hough.h:548]   --->   Operation 341 'or' 'or_cond3_i' <Predicate = (!tmp_110_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %or_cond3_i, label %.loopexit4.i, label %10" [./hough.h:548]   --->   Operation 342 'br' <Predicate = (!tmp_110_i)> <Delay = 0.00>
ST_49 : Operation 343 [1/1] (2.08ns)   --->   "%tmp_138_i = mul i17 %y2_cast_i, 322" [./hough.h:551]   --->   Operation 343 'mul' 'tmp_138_i' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 344 [1/1] (1.24ns)   --->   "%tmp_139_i = add i16 %tmp_121_i, 323" [./hough.h:551]   --->   Operation 344 'add' 'tmp_139_i' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_139_cast_i = zext i16 %tmp_139_i to i17" [./hough.h:551]   --->   Operation 345 'zext' 'tmp_139_cast_i' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 0.00>
ST_49 : Operation 346 [1/1] (2.33ns)   --->   "%base_2 = add i17 %tmp_138_i, %tmp_139_cast_i" [./hough.h:551]   --->   Operation 346 'add' 'base_2' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_140_i = zext i17 %base_2 to i64" [./hough.h:552]   --->   Operation 347 'zext' 'tmp_140_i' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%accum_addr_6 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_140_i" [./hough.h:552]   --->   Operation 348 'getelementptr' 'accum_addr_6' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 0.00>
ST_49 : Operation 349 [2/2] (1.99ns)   --->   "%accum_load_4 = load i32* %accum_addr_6, align 4" [./hough.h:552]   --->   Operation 349 'load' 'accum_load_4' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 50 <SV = 47> <Delay = 5.57>
ST_50 : Operation 350 [1/2] (1.99ns)   --->   "%accum_load_4 = load i32* %accum_addr_6, align 4" [./hough.h:552]   --->   Operation 350 'load' 'accum_load_4' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_50 : Operation 351 [1/1] (1.57ns)   --->   "%tmp_141_i = add nsw i32 %accum_load_4, 1" [./hough.h:552]   --->   Operation 351 'add' 'tmp_141_i' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 352 [1/1] (1.99ns)   --->   "store i32 %tmp_141_i, i32* %accum_addr_6, align 4" [./hough.h:552]   --->   Operation 352 'store' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_50 : Operation 353 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_119_i)" [./hough.h:553]   --->   Operation 353 'specregionend' 'empty_240' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 0.00>
ST_50 : Operation 354 [1/1] (1.57ns)   --->   "%x1_1 = add nsw i32 %sx1_i, %x_i" [./hough.h:544]   --->   Operation 354 'add' 'x1_1' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [1/1] (1.57ns)   --->   "%y1_1 = add nsw i32 %sy1_i, %y_i" [./hough.h:544]   --->   Operation 355 'add' 'y1_1' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 356 [1/1] (1.57ns)   --->   "%r_2 = add nsw i32 %r1_i, 1" [./hough.h:544]   --->   Operation 356 'add' 'r_2' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 357 [1/1] (0.00ns)   --->   "br label %8" [./hough.h:544]   --->   Operation 357 'br' <Predicate = (!tmp_110_i & !or_cond3_i)> <Delay = 0.00>

State 51 <SV = 47> <Delay = 1.57>
ST_51 : Operation 358 [1/1] (1.57ns)   --->   "%sx_1 = sub nsw i32 0, %sx1_i" [./hough.h:554]   --->   Operation 358 'sub' 'sx_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 359 [1/1] (1.57ns)   --->   "%sy_1 = sub nsw i32 0, %sy1_i" [./hough.h:555]   --->   Operation 359 'sub' 'sy_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "br label %6" [./hough.h:541]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 5> <Delay = 1.77>
ST_52 : Operation 361 [1/1] (0.00ns)   --->   "%i2_i = phi i31 [ 0, %.preheader11.i.preheader ], [ %i_2, %.preheader11.i.loopexit ]"   --->   Operation 361 'phi' 'i2_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 362 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %.preheader11.i.preheader ], [ %next_mul1, %.preheader11.i.loopexit ]"   --->   Operation 362 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 363 [1/1] (1.57ns)   --->   "%next_mul1 = add i32 %phi_mul1, 322"   --->   Operation 363 'add' 'next_mul1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "%i2_cast_i = zext i31 %i2_i to i32" [./hough.h:563]   --->   Operation 364 'zext' 'i2_cast_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 365 [1/1] (1.31ns)   --->   "%tmp_59_i = icmp slt i32 %i2_cast_i, %rows" [./hough.h:563]   --->   Operation 365 'icmp' 'tmp_59_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 366 [1/1] (1.55ns)   --->   "%i_2 = add i31 %i2_i, 1" [./hough.h:563]   --->   Operation 366 'add' 'i_2' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %tmp_59_i, label %.preheader.i.preheader, label %18" [./hough.h:563]   --->   Operation 367 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 368 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./hough.h:564]   --->   Operation 368 'br' <Predicate = (tmp_59_i)> <Delay = 0.97>
ST_52 : Operation 369 [1/1] (0.00ns)   --->   "%total_1 = alloca i32"   --->   Operation 369 'alloca' 'total_1' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_52 : Operation 370 [1/1] (0.00ns)   --->   "%centers_length_i_loa_1 = load i32* %centers_length_i" [./hough.h:578]   --->   Operation 370 'load' 'centers_length_i_loa_1' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_52 : Operation 371 [2/2] (1.57ns)   --->   "call fastcc void @HoughSortDescent([77924 x i32]* %centers_val, i32 %centers_length_i_loa_1, [77924 x i32]* %accum)" [./hough.h:578]   --->   Operation 371 'call' <Predicate = (!tmp_59_i)> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_53 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %min_dist_read, i32 1, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:582]   --->   Operation 372 'partselect' 'tmp_53' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_52 : Operation 373 [1/1] (1.30ns)   --->   "%icmp = icmp sgt i31 %tmp_53, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:582]   --->   Operation 373 'icmp' 'icmp' <Predicate = (!tmp_59_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i32 %min_dist_read to i31" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:582]   --->   Operation 374 'trunc' 'tmp_54' <Predicate = (!tmp_59_i)> <Delay = 0.00>
ST_52 : Operation 375 [1/1] (0.44ns)   --->   "%min_dist_assign = select i1 %icmp, i31 %tmp_54, i31 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:582]   --->   Operation 375 'select' 'min_dist_assign' <Predicate = (!tmp_59_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 376 [1/1] (0.97ns)   --->   "store i32 0, i32* %total_1"   --->   Operation 376 'store' <Predicate = (!tmp_59_i)> <Delay = 0.97>

State 53 <SV = 6> <Delay = 5.68>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%j3_i = phi i31 [ %j_3, %._crit_edge18.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 377 'phi' 'j3_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 378 [1/1] (0.00ns)   --->   "%j3_cast_i = zext i31 %j3_i to i32" [./hough.h:564]   --->   Operation 378 'zext' 'j3_cast_i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 379 [1/1] (1.31ns)   --->   "%tmp_65_i = icmp slt i32 %j3_cast_i, %cols" [./hough.h:564]   --->   Operation 379 'icmp' 'tmp_65_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 380 [1/1] (1.55ns)   --->   "%j_3 = add i31 %j3_i, 1" [./hough.h:564]   --->   Operation 380 'add' 'j_3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 381 [1/1] (0.00ns)   --->   "br i1 %tmp_65_i, label %12, label %.preheader11.i.loopexit" [./hough.h:564]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_69_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [./hough.h:564]   --->   Operation 382 'specregionbegin' 'tmp_69_i' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_53 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %j3_cast_i, 322" [./hough.h:567]   --->   Operation 383 'add' 'tmp5' <Predicate = (tmp_65_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 384 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_71_i = add i32 %tmp5, %phi_mul1" [./hough.h:567]   --->   Operation 384 'add' 'tmp_71_i' <Predicate = (tmp_65_i)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 385 [1/1] (1.57ns)   --->   "%base = add nsw i32 %tmp_71_i, 1" [./hough.h:567]   --->   Operation 385 'add' 'base' <Predicate = (tmp_65_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_72_i = sext i32 %base to i64" [./hough.h:568]   --->   Operation 386 'sext' 'tmp_72_i' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_53 : Operation 387 [1/1] (0.00ns)   --->   "%accum_addr_1 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_72_i" [./hough.h:568]   --->   Operation 387 'getelementptr' 'accum_addr_1' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_53 : Operation 388 [2/2] (1.99ns)   --->   "%value = load i32* %accum_addr_1, align 4" [./hough.h:568]   --->   Operation 388 'load' 'value' <Predicate = (tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_53 : Operation 389 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_69_i)" [./hough.h:574]   --->   Operation 389 'specregionend' 'empty_242' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_53 : Operation 390 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./hough.h:564]   --->   Operation 390 'br' <Predicate = (tmp_65_i)> <Delay = 0.00>

State 54 <SV = 7> <Delay = 3.77>
ST_54 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:566]   --->   Operation 391 'specpipeline' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_54 : Operation 392 [1/2] (1.99ns)   --->   "%value = load i32* %accum_addr_1, align 4" [./hough.h:568]   --->   Operation 392 'load' 'value' <Predicate = (tmp_65_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_54 : Operation 393 [1/1] (1.31ns)   --->   "%tmp_73_i = icmp sgt i32 %value, %acc_threshold_read" [./hough.h:569]   --->   Operation 393 'icmp' 'tmp_73_i' <Predicate = (tmp_65_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 394 [1/1] (0.00ns)   --->   "br i1 %tmp_73_i, label %13, label %._crit_edge18.i" [./hough.h:569]   --->   Operation 394 'br' <Predicate = (tmp_65_i)> <Delay = 0.00>
ST_54 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_84_i = sext i32 %tmp_71_i to i64" [./hough.h:569]   --->   Operation 395 'sext' 'tmp_84_i' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 0.00>
ST_54 : Operation 396 [1/1] (0.00ns)   --->   "%accum_addr_2 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_84_i" [./hough.h:569]   --->   Operation 396 'getelementptr' 'accum_addr_2' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 0.00>
ST_54 : Operation 397 [2/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_2, align 4" [./hough.h:569]   --->   Operation 397 'load' 'accum_load' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 55 <SV = 8> <Delay = 3.77>
ST_55 : Operation 398 [1/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_2, align 4" [./hough.h:569]   --->   Operation 398 'load' 'accum_load' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_55 : Operation 399 [1/1] (1.31ns)   --->   "%tmp_85_i = icmp sgt i32 %value, %accum_load" [./hough.h:569]   --->   Operation 399 'icmp' 'tmp_85_i' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %tmp_85_i, label %14, label %._crit_edge18.i" [./hough.h:569]   --->   Operation 400 'br' <Predicate = (tmp_65_i & tmp_73_i)> <Delay = 0.00>
ST_55 : Operation 401 [1/1] (1.57ns)   --->   "%tmp_87_i = add nsw i32 %tmp_71_i, 2" [./hough.h:569]   --->   Operation 401 'add' 'tmp_87_i' <Predicate = (tmp_65_i & tmp_73_i & tmp_85_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_88_i = sext i32 %tmp_87_i to i64" [./hough.h:569]   --->   Operation 402 'sext' 'tmp_88_i' <Predicate = (tmp_65_i & tmp_73_i & tmp_85_i)> <Delay = 0.00>
ST_55 : Operation 403 [1/1] (0.00ns)   --->   "%accum_addr_3 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_88_i" [./hough.h:569]   --->   Operation 403 'getelementptr' 'accum_addr_3' <Predicate = (tmp_65_i & tmp_73_i & tmp_85_i)> <Delay = 0.00>
ST_55 : Operation 404 [2/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_3, align 4" [./hough.h:569]   --->   Operation 404 'load' 'accum_load_1' <Predicate = (tmp_65_i & tmp_73_i & tmp_85_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 56 <SV = 9> <Delay = 3.77>
ST_56 : Operation 405 [1/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_3, align 4" [./hough.h:569]   --->   Operation 405 'load' 'accum_load_1' <Predicate = (tmp_73_i & tmp_85_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_56 : Operation 406 [1/1] (1.31ns)   --->   "%tmp_89_i = icmp sgt i32 %value, %accum_load_1" [./hough.h:569]   --->   Operation 406 'icmp' 'tmp_89_i' <Predicate = (tmp_73_i & tmp_85_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %tmp_89_i, label %15, label %._crit_edge18.i" [./hough.h:569]   --->   Operation 407 'br' <Predicate = (tmp_73_i & tmp_85_i)> <Delay = 0.00>
ST_56 : Operation 408 [1/1] (1.57ns)   --->   "%tmp_100_i = add nsw i32 %tmp_71_i, -321" [./hough.h:569]   --->   Operation 408 'add' 'tmp_100_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_101_i = sext i32 %tmp_100_i to i64" [./hough.h:569]   --->   Operation 409 'sext' 'tmp_101_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 0.00>
ST_56 : Operation 410 [1/1] (0.00ns)   --->   "%accum_addr_4 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_101_i" [./hough.h:569]   --->   Operation 410 'getelementptr' 'accum_addr_4' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 0.00>
ST_56 : Operation 411 [2/2] (1.99ns)   --->   "%accum_load_2 = load i32* %accum_addr_4, align 4" [./hough.h:569]   --->   Operation 411 'load' 'accum_load_2' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 57 <SV = 10> <Delay = 3.77>
ST_57 : Operation 412 [1/2] (1.99ns)   --->   "%accum_load_2 = load i32* %accum_addr_4, align 4" [./hough.h:569]   --->   Operation 412 'load' 'accum_load_2' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_57 : Operation 413 [1/1] (1.31ns)   --->   "%tmp_102_i = icmp sgt i32 %value, %accum_load_2" [./hough.h:569]   --->   Operation 413 'icmp' 'tmp_102_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %tmp_102_i, label %16, label %._crit_edge18.i" [./hough.h:569]   --->   Operation 414 'br' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i)> <Delay = 0.00>
ST_57 : Operation 415 [1/1] (1.57ns)   --->   "%tmp_111_i = add nsw i32 %tmp_71_i, 323" [./hough.h:569]   --->   Operation 415 'add' 'tmp_111_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_112_i = sext i32 %tmp_111_i to i64" [./hough.h:569]   --->   Operation 416 'sext' 'tmp_112_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 0.00>
ST_57 : Operation 417 [1/1] (0.00ns)   --->   "%accum_addr_5 = getelementptr inbounds [77924 x i32]* %accum, i64 0, i64 %tmp_112_i" [./hough.h:569]   --->   Operation 417 'getelementptr' 'accum_addr_5' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 0.00>
ST_57 : Operation 418 [2/2] (1.99ns)   --->   "%accum_load_3 = load i32* %accum_addr_5, align 4" [./hough.h:569]   --->   Operation 418 'load' 'accum_load_3' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 58 <SV = 11> <Delay = 3.30>
ST_58 : Operation 419 [1/2] (1.99ns)   --->   "%accum_load_3 = load i32* %accum_addr_5, align 4" [./hough.h:569]   --->   Operation 419 'load' 'accum_load_3' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_58 : Operation 420 [1/1] (1.31ns)   --->   "%tmp_113_i = icmp sgt i32 %value, %accum_load_3" [./hough.h:569]   --->   Operation 420 'icmp' 'tmp_113_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 421 [1/1] (0.00ns)   --->   "br i1 %tmp_113_i, label %17, label %._crit_edge18.i" [./hough.h:569]   --->   Operation 421 'br' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i)> <Delay = 0.00>
ST_58 : Operation 422 [1/1] (0.00ns)   --->   "%centers_length_i_loa = load i32* %centers_length_i" [./type.h:117->./hough.h:572]   --->   Operation 422 'load' 'centers_length_i_loa' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 0.00>
ST_58 : Operation 423 [1/1] (1.57ns)   --->   "%centers_length = add nsw i32 %centers_length_i_loa, 1" [./type.h:117->./hough.h:572]   --->   Operation 423 'add' 'centers_length' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_i13_i = sext i32 %centers_length_i_loa to i64" [./type.h:117->./hough.h:572]   --->   Operation 424 'sext' 'tmp_i13_i' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 0.00>
ST_58 : Operation 425 [1/1] (0.00ns)   --->   "%centers_val_addr_1 = getelementptr [77924 x i32]* %centers_val, i64 0, i64 %tmp_i13_i" [./type.h:117->./hough.h:572]   --->   Operation 425 'getelementptr' 'centers_val_addr_1' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 0.00>
ST_58 : Operation 426 [1/1] (1.99ns)   --->   "store i32 %base, i32* %centers_val_addr_1, align 4" [./type.h:117->./hough.h:572]   --->   Operation 426 'store' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_58 : Operation 427 [1/1] (0.97ns)   --->   "store i32 %centers_length, i32* %centers_length_i" [./hough.h:572]   --->   Operation 427 'store' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 0.97>
ST_58 : Operation 428 [1/1] (0.00ns)   --->   "br label %._crit_edge18.i" [./hough.h:573]   --->   Operation 428 'br' <Predicate = (tmp_73_i & tmp_85_i & tmp_89_i & tmp_102_i & tmp_113_i)> <Delay = 0.00>

State 59 <SV = 7> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "br label %.preheader11.i"   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 6> <Delay = 4.85>
ST_60 : Operation 430 [1/2] (0.00ns)   --->   "call fastcc void @HoughSortDescent([77924 x i32]* %centers_val, i32 %centers_length_i_loa_1, [77924 x i32]* %accum)" [./hough.h:578]   --->   Operation 430 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_i15_cast_i = zext i31 %min_dist_assign to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:582]   --->   Operation 431 'zext' 'tmp_i15_cast_i' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 432 [1/1] (4.85ns)   --->   "%min_dist2 = mul nsw i32 %tmp_i15_cast_i, %tmp_i15_cast_i" [./hough.h:583]   --->   Operation 432 'mul' 'min_dist2' <Predicate = true> <Delay = 4.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 433 [1/1] (0.97ns)   --->   "br label %.critedge.i" [./hough.h:585]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.97>

State 61 <SV = 7> <Delay = 2.28>
ST_61 : Operation 434 [1/1] (0.00ns)   --->   "%i5_i = phi i31 [ 0, %18 ], [ %i_3, %.critedge.i.backedge ]"   --->   Operation 434 'phi' 'i5_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 435 [1/1] (0.00ns)   --->   "%total_1_load = load i32* %total_1" [./hough.h:638]   --->   Operation 435 'load' 'total_1_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 436 [1/1] (0.00ns)   --->   "%centers_length_i_loa_2 = load i32* %centers_length_i" [./hough.h:585]   --->   Operation 436 'load' 'centers_length_i_loa_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 437 [1/1] (0.00ns)   --->   "%i5_cast_i = zext i31 %i5_i to i32" [./hough.h:585]   --->   Operation 437 'zext' 'i5_cast_i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 438 [1/1] (1.31ns)   --->   "%tmp_66_i = icmp slt i32 %i5_cast_i, %centers_length_i_loa_2" [./hough.h:585]   --->   Operation 438 'icmp' 'tmp_66_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 439 [1/1] (1.55ns)   --->   "%i_3 = add i31 %i5_i, 1" [./hough.h:585]   --->   Operation 439 'add' 'i_3' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 440 [1/1] (0.97ns)   --->   "br i1 %tmp_66_i, label %19, label %.exit" [./hough.h:585]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.97>
ST_61 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_74_i = zext i31 %i5_i to i64" [./hough.h:586]   --->   Operation 441 'zext' 'tmp_74_i' <Predicate = (tmp_66_i)> <Delay = 0.00>
ST_61 : Operation 442 [1/1] (0.00ns)   --->   "%centers_val_addr = getelementptr [77924 x i32]* %centers_val, i64 0, i64 %tmp_74_i" [./hough.h:586]   --->   Operation 442 'getelementptr' 'centers_val_addr' <Predicate = (tmp_66_i)> <Delay = 0.00>
ST_61 : Operation 443 [2/2] (1.99ns)   --->   "%base_1 = load i32* %centers_val_addr, align 4" [./hough.h:586]   --->   Operation 443 'load' 'base_1' <Predicate = (tmp_66_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 62 <SV = 8> <Delay = 1.99>
ST_62 : Operation 444 [1/2] (1.99ns)   --->   "%base_1 = load i32* %centers_val_addr, align 4" [./hough.h:586]   --->   Operation 444 'load' 'base_1' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_62 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %base_1, i32 31)" [./hough.h:587]   --->   Operation 445 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %base_1 to i16" [./hough.h:586]   --->   Operation 446 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 63 <SV = 9> <Delay = 15.6>
ST_63 : Operation 447 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %base_1 to i65" [./hough.h:587]   --->   Operation 447 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 448 [1/1] (4.94ns)   --->   "%mul = mul i65 6829264769, %sext_cast" [./hough.h:587]   --->   Operation 448 'mul' 'mul' <Predicate = true> <Delay = 4.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 449 [1/1] (1.73ns)   --->   "%neg_mul = sub i65 0, %mul" [./hough.h:587]   --->   Operation 449 'sub' 'neg_mul' <Predicate = (tmp_56)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_57 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %neg_mul, i32 41, i32 64)" [./hough.h:587]   --->   Operation 450 'partselect' 'tmp_57' <Predicate = (tmp_56)> <Delay = 0.00>
ST_63 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_23 = sext i24 %tmp_57 to i32" [./hough.h:587]   --->   Operation 451 'sext' 'tmp_23' <Predicate = (tmp_56)> <Delay = 0.00>
ST_63 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_58 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul, i32 41, i32 64)" [./hough.h:587]   --->   Operation 452 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_24 = sext i24 %tmp_58 to i32" [./hough.h:587]   --->   Operation 453 'sext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_25 = select i1 %tmp_56, i32 %tmp_23, i32 %tmp_24" [./hough.h:587]   --->   Operation 454 'select' 'tmp_25' <Predicate = (tmp_56)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 455 [1/1] (1.41ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_25" [./hough.h:587]   --->   Operation 455 'sub' 'neg_ti' <Predicate = (tmp_56)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 456 [1/1] (0.39ns)   --->   "%tmp_75_i = select i1 %tmp_56, i32 %neg_ti, i32 %tmp_24" [./hough.h:587]   --->   Operation 456 'select' 'tmp_75_i' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %tmp_75_i to i24" [./hough.h:588]   --->   Operation 457 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 458 [1/1] (4.00ns)   --->   "%tmp_76_i = mul i32 -322, %tmp_75_i" [./hough.h:588]   --->   Operation 458 'mul' 'tmp_76_i' <Predicate = true> <Delay = 4.00> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 459 [1/1] (1.57ns)   --->   "%tmp6 = add i32 -1, %tmp_76_i" [./hough.h:590]   --->   Operation 459 'add' 'tmp6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i32 %tmp6 to i16" [./hough.h:590]   --->   Operation 460 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 461 [1/1] (1.57ns)   --->   "%cx0 = add i32 %base_1, %tmp6" [./hough.h:590]   --->   Operation 461 'add' 'cx0' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %tmp_75_i to i16" [./hough.h:587]   --->   Operation 462 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 463 [1/1] (1.41ns)   --->   "%cy0 = add i24 -1, %tmp_59" [./hough.h:591]   --->   Operation 463 'add' 'cy0' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 464 [1/1] (0.00ns)   --->   "%cy0_cast_i = sext i24 %cy0 to i32" [./hough.h:591]   --->   Operation 464 'sext' 'cy0_cast_i' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 465 [1/1] (0.97ns)   --->   "br label %20" [./hough.h:594]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.97>

State 64 <SV = 10> <Delay = 4.82>
ST_64 : Operation 466 [1/1] (0.00ns)   --->   "%j7_i = phi i31 [ 0, %19 ], [ %j_5_cast_i, %22 ]" [./hough.h:596]   --->   Operation 466 'phi' 'j7_i' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 467 [1/1] (0.00ns)   --->   "%j7_cast_i = zext i31 %j7_i to i32" [./hough.h:594]   --->   Operation 467 'zext' 'j7_cast_i' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 468 [1/1] (1.31ns)   --->   "%tmp_86_i = icmp slt i32 %j7_cast_i, %total_1_load" [./hough.h:594]   --->   Operation 468 'icmp' 'tmp_86_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 469 [1/1] (1.55ns)   --->   "%j_5_cast_i = add i31 %j7_i, 1" [./hough.h:596]   --->   Operation 469 'add' 'j_5_cast_i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "br i1 %tmp_86_i, label %21, label %.loopexit.i.preheader" [./hough.h:594]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (1.55ns)   --->   "%j_2 = add nsw i32 1, %j7_cast_i" [./hough.h:596]   --->   Operation 471 'add' 'j_2' <Predicate = (tmp_86_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_911_i = zext i32 %j_2 to i64" [./hough.h:596]   --->   Operation 472 'zext' 'tmp_911_i' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_64 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %j_2 to i10" [./hough.h:596]   --->   Operation 473 'trunc' 'tmp_63' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_64 : Operation 474 [1/1] (0.00ns)   --->   "%circles_val_addr_1 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_911_i" [./hough.h:596]   --->   Operation 474 'getelementptr' 'circles_val_addr_1' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_64 : Operation 475 [1/1] (1.27ns)   --->   "%tmp_26 = add i10 100, %tmp_63" [./hough.h:597]   --->   Operation 475 'add' 'tmp_26' <Predicate = (tmp_86_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i10 %tmp_26 to i64" [./hough.h:597]   --->   Operation 476 'sext' 'tmp_26_cast' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_64 : Operation 477 [1/1] (0.00ns)   --->   "%circles_val_addr_2 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_26_cast" [./hough.h:597]   --->   Operation 477 'getelementptr' 'circles_val_addr_2' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_64 : Operation 478 [2/2] (1.99ns)   --->   "%circles_val_load = load i16* %circles_val_addr_1, align 2" [./hough.h:596]   --->   Operation 478 'load' 'circles_val_load' <Predicate = (tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_64 : Operation 479 [2/2] (1.99ns)   --->   "%circles_val_load_1 = load i16* %circles_val_addr_2, align 2" [./hough.h:597]   --->   Operation 479 'load' 'circles_val_load_1' <Predicate = (tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 65 <SV = 11> <Delay = 11.4>
ST_65 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_90_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [./hough.h:594]   --->   Operation 480 'specregionbegin' 'tmp_90_i' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:595]   --->   Operation 481 'specpipeline' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 482 [1/2] (1.99ns)   --->   "%circles_val_load = load i16* %circles_val_addr_1, align 2" [./hough.h:596]   --->   Operation 482 'load' 'circles_val_load' <Predicate = (tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%cx = zext i16 %circles_val_load to i32" [./hough.h:596]   --->   Operation 483 'zext' 'cx' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 484 [1/2] (1.99ns)   --->   "%circles_val_load_1 = load i16* %circles_val_addr_2, align 2" [./hough.h:597]   --->   Operation 484 'load' 'circles_val_load_1' <Predicate = (tmp_86_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_65 : Operation 485 [1/1] (0.00ns)   --->   "%cy_cast_i = zext i16 %circles_val_load_1 to i24" [./hough.h:597]   --->   Operation 485 'zext' 'cy_cast_i' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 486 [1/1] (1.57ns)   --->   "%tmp_92_i = sub nsw i32 %cx, %cx0" [./hough.h:598]   --->   Operation 486 'sub' 'tmp_92_i' <Predicate = (tmp_86_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 487 [1/1] (5.02ns)   --->   "%tmp_93_i = mul nsw i32 %tmp_92_i, %tmp_92_i" [./hough.h:598]   --->   Operation 487 'mul' 'tmp_93_i' <Predicate = (tmp_86_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 488 [1/1] (1.41ns)   --->   "%tmp_94_i = sub i24 %cy_cast_i, %cy0" [./hough.h:598]   --->   Operation 488 'sub' 'tmp_94_i' <Predicate = (tmp_86_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_94_cast_i = sext i24 %tmp_94_i to i32" [./hough.h:598]   --->   Operation 489 'sext' 'tmp_94_cast_i' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 490 [1/1] (3.80ns)   --->   "%tmp_95_i = mul nsw i32 %tmp_94_cast_i, %tmp_94_cast_i" [./hough.h:598]   --->   Operation 490 'mul' 'tmp_95_i' <Predicate = (tmp_86_i)> <Delay = 3.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 491 [1/1] (1.57ns)   --->   "%dist2 = add nsw i32 %tmp_93_i, %tmp_95_i" [./hough.h:598]   --->   Operation 491 'add' 'dist2' <Predicate = (tmp_86_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 492 [1/1] (1.31ns)   --->   "%tmp_96_i = icmp sgt i32 %dist2, %min_dist2" [./hough.h:599]   --->   Operation 492 'icmp' 'tmp_96_i' <Predicate = (tmp_86_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 493 [1/1] (0.00ns)   --->   "br i1 %tmp_96_i, label %22, label %.critedge.i.backedge.loopexit" [./hough.h:599]   --->   Operation 493 'br' <Predicate = (tmp_86_i)> <Delay = 0.00>
ST_65 : Operation 494 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_90_i)" [./hough.h:603]   --->   Operation 494 'specregionend' 'empty_243' <Predicate = (tmp_86_i & tmp_96_i)> <Delay = 0.00>
ST_65 : Operation 495 [1/1] (0.00ns)   --->   "br label %20" [./hough.h:594]   --->   Operation 495 'br' <Predicate = (tmp_86_i & tmp_96_i)> <Delay = 0.00>

State 66 <SV = 12> <Delay = 0.00>
ST_66 : Operation 496 [1/1] (0.00ns)   --->   "br label %.critedge.i.backedge"   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 11> <Delay = 0.97>
ST_67 : Operation 497 [1/1] (0.97ns)   --->   "br label %.loopexit.i" [./hough.h:610]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.97>

State 68 <SV = 12> <Delay = 1.99>
ST_68 : Operation 498 [1/1] (0.00ns)   --->   "%j8_i = phi i31 [ %j_4, %._crit_edge23.i ], [ 0, %.loopexit.i.preheader ]"   --->   Operation 498 'phi' 'j8_i' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 499 [1/1] (0.00ns)   --->   "%pt_buf_length_i_load = load i32* %pt_buf_length_i" [./hough.h:610]   --->   Operation 499 'load' 'pt_buf_length_i_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 500 [1/1] (0.00ns)   --->   "%j8_cast_i = zext i31 %j8_i to i32" [./hough.h:610]   --->   Operation 500 'zext' 'j8_cast_i' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 501 [1/1] (1.31ns)   --->   "%tmp_97_i = icmp slt i32 %j8_cast_i, %pt_buf_length_i_load" [./hough.h:610]   --->   Operation 501 'icmp' 'tmp_97_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_104_i = zext i31 %j8_i to i64" [./hough.h:612]   --->   Operation 502 'zext' 'tmp_104_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_68 : Operation 503 [1/1] (0.00ns)   --->   "%pt_buf_val_x_addr_1 = getelementptr [76800 x i31]* %pt_buf_val_x, i64 0, i64 %tmp_104_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 503 'getelementptr' 'pt_buf_val_x_addr_1' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_68 : Operation 504 [2/2] (1.99ns)   --->   "%pt_buf_val_x_load = load i31* %pt_buf_val_x_addr_1, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 504 'load' 'pt_buf_val_x_load' <Predicate = (tmp_97_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_68 : Operation 505 [1/1] (0.00ns)   --->   "%pt_buf_val_y_addr_1 = getelementptr [76800 x i31]* %pt_buf_val_y, i64 0, i64 %tmp_104_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 505 'getelementptr' 'pt_buf_val_y_addr_1' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_68 : Operation 506 [2/2] (1.99ns)   --->   "%pt_buf_val_y_load = load i31* %pt_buf_val_y_addr_1, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 506 'load' 'pt_buf_val_y_load' <Predicate = (tmp_97_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 69 <SV = 13> <Delay = 8.59>
ST_69 : Operation 507 [1/1] (1.55ns)   --->   "%j_4 = add i31 %j8_i, 1" [./hough.h:610]   --->   Operation 507 'add' 'j_4' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 508 [1/2] (1.99ns)   --->   "%pt_buf_val_x_load = load i31* %pt_buf_val_x_addr_1, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 508 'load' 'pt_buf_val_x_load' <Predicate = (tmp_97_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_69 : Operation 509 [1/1] (0.00ns)   --->   "%extLd30_i = zext i31 %pt_buf_val_x_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 509 'zext' 'extLd30_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_69 : Operation 510 [1/2] (1.99ns)   --->   "%pt_buf_val_y_load = load i31* %pt_buf_val_y_addr_1, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 510 'load' 'pt_buf_val_y_load' <Predicate = (tmp_97_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_69 : Operation 511 [1/1] (0.00ns)   --->   "%extLd34_i = zext i31 %pt_buf_val_y_load to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612]   --->   Operation 511 'zext' 'extLd34_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_69 : Operation 512 [1/1] (1.57ns)   --->   "%p_dx = sub nsw i32 %cx0, %extLd30_i" [./hough.h:613]   --->   Operation 512 'sub' 'p_dx' <Predicate = (tmp_97_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 513 [1/1] (1.55ns)   --->   "%p_dy = sub nsw i32 %cy0_cast_i, %extLd34_i" [./hough.h:614]   --->   Operation 513 'sub' 'p_dy' <Predicate = (tmp_97_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 514 [1/1] (5.02ns)   --->   "%tmp_105_i = mul nsw i32 %p_dx, %p_dx" [./hough.h:615]   --->   Operation 514 'mul' 'tmp_105_i' <Predicate = (tmp_97_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 14> <Delay = 6.59>
ST_70 : Operation 515 [1/1] (5.02ns)   --->   "%tmp_106_i = mul nsw i32 %p_dy, %p_dy" [./hough.h:615]   --->   Operation 515 'mul' 'tmp_106_i' <Predicate = (tmp_97_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 516 [1/1] (1.57ns)   --->   "%dist2_2 = add nsw i32 %tmp_105_i, %tmp_106_i" [./hough.h:615]   --->   Operation 516 'add' 'dist2_2' <Predicate = (tmp_97_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 15> <Delay = 13.4>
ST_71 : Operation 517 [2/2] (13.4ns)   --->   "%p_Val2_i_i16_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %dist2_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616]   --->   Operation 517 'call' 'p_Val2_i_i16_i' <Predicate = (tmp_97_i)> <Delay = 13.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 16> <Delay = 15.9>
ST_72 : Operation 518 [1/2] (15.9ns)   --->   "%p_Val2_i_i16_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %dist2_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616]   --->   Operation 518 'call' 'p_Val2_i_i16_i' <Predicate = (tmp_97_i)> <Delay = 15.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 17> <Delay = 2.75>
ST_73 : Operation 519 [1/1] (0.00ns)   --->   "%p_max_r1_i = phi i32 [ %p_max_r_1_i, %._crit_edge23.i ], [ %p_max_r_cast_i, %.loopexit.i.preheader ]" [./hough.h:618]   --->   Operation 519 'phi' 'p_max_r1_i' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 520 [1/1] (0.00ns)   --->   "%r0_2 = phi i32 [ %p_min_r_1_i, %._crit_edge23.i ], [ %p_min_r_2, %.loopexit.i.preheader ]"   --->   Operation 520 'phi' 'r0_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %tmp_97_i, label %23, label %25" [./hough.h:610]   --->   Operation 521 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i32 %p_max_r1_i to i31" [./hough.h:610]   --->   Operation 522 'trunc' 'tmp_66' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_73 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_103_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [./hough.h:610]   --->   Operation 523 'specregionbegin' 'tmp_103_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_73 : Operation 524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:611]   --->   Operation 524 'specpipeline' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_73 : Operation 525 [1/1] (0.00ns)   --->   "%p_Val2_20 = zext i16 %p_Val2_i_i16_i to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616]   --->   Operation 525 'zext' 'p_Val2_20' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_73 : Operation 526 [1/1] (0.00ns)   --->   "%p_Val2_23_cast = zext i16 %p_Val2_i_i16_i to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616]   --->   Operation 526 'zext' 'p_Val2_23_cast' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_73 : Operation 527 [1/1] (1.31ns)   --->   "%tmp_107_i = icmp sgt i32 %p_min_r_2, %p_Val2_20" [./hough.h:617]   --->   Operation 527 'icmp' 'tmp_107_i' <Predicate = (tmp_97_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 528 [1/1] (1.30ns)   --->   "%tmp_108_i = icmp ugt i31 %p_Val2_23_cast, %p_max_r" [./hough.h:617]   --->   Operation 528 'icmp' 'tmp_108_i' <Predicate = (tmp_97_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 529 [1/1] (0.46ns)   --->   "%or_cond4_i = or i1 %tmp_107_i, %tmp_108_i" [./hough.h:617]   --->   Operation 529 'or' 'or_cond4_i' <Predicate = (tmp_97_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 530 [1/1] (0.97ns)   --->   "br i1 %or_cond4_i, label %._crit_edge23.i, label %24" [./hough.h:617]   --->   Operation 530 'br' <Predicate = (tmp_97_i)> <Delay = 0.97>
ST_73 : Operation 531 [1/1] (1.31ns)   --->   "%tmp_114_i = icmp sgt i32 %p_Val2_20, %p_max_r1_i" [./hough.h:618]   --->   Operation 531 'icmp' 'tmp_114_i' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [1/1] (0.44ns)   --->   "%p_max_r_1 = select i1 %tmp_114_i, i31 %p_Val2_23_cast, i31 %tmp_66" [./hough.h:618]   --->   Operation 532 'select' 'p_max_r_1' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 533 [1/1] (0.00ns)   --->   "%p_max_r_1_cast = zext i31 %p_max_r_1 to i32" [./hough.h:618]   --->   Operation 533 'zext' 'p_max_r_1_cast' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.00>
ST_73 : Operation 534 [1/1] (1.31ns)   --->   "%tmp_115_i = icmp slt i32 %p_Val2_20, %r0_2" [./hough.h:619]   --->   Operation 534 'icmp' 'tmp_115_i' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 535 [1/1] (0.45ns)   --->   "%p_min_r = select i1 %tmp_115_i, i32 %p_Val2_20, i32 %r0_2" [./hough.h:619]   --->   Operation 535 'select' 'p_min_r' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_116_i = zext i16 %p_Val2_i_i16_i to i64" [./hough.h:620]   --->   Operation 536 'zext' 'tmp_116_i' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.00>
ST_73 : Operation 537 [1/1] (0.00ns)   --->   "%dist_accum_addr_2 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_116_i" [./hough.h:620]   --->   Operation 537 'getelementptr' 'dist_accum_addr_2' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.00>
ST_73 : Operation 538 [2/2] (1.99ns)   --->   "%dist_accum_load = load i32* %dist_accum_addr_2, align 4" [./hough.h:620]   --->   Operation 538 'load' 'dist_accum_load' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_73 : Operation 539 [1/1] (0.97ns)   --->   "br label %._crit_edge23.i" [./hough.h:621]   --->   Operation 539 'br' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 0.97>

State 74 <SV = 18> <Delay = 5.57>
ST_74 : Operation 540 [1/2] (1.99ns)   --->   "%dist_accum_load = load i32* %dist_accum_addr_2, align 4" [./hough.h:620]   --->   Operation 540 'load' 'dist_accum_load' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_74 : Operation 541 [1/1] (1.57ns)   --->   "%tmp_117_i = add nsw i32 %dist_accum_load, 1" [./hough.h:620]   --->   Operation 541 'add' 'tmp_117_i' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 542 [1/1] (1.99ns)   --->   "store i32 %tmp_117_i, i32* %dist_accum_addr_2, align 4" [./hough.h:620]   --->   Operation 542 'store' <Predicate = (tmp_97_i & !or_cond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_74 : Operation 543 [1/1] (0.00ns)   --->   "%p_max_r_1_i = phi i32 [ %p_max_r_1_cast, %24 ], [ %p_max_r1_i, %23 ]" [./hough.h:618]   --->   Operation 543 'phi' 'p_max_r_1_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_74 : Operation 544 [1/1] (0.00ns)   --->   "%p_min_r_1_i = phi i32 [ %p_min_r, %24 ], [ %r0_2, %23 ]"   --->   Operation 544 'phi' 'p_min_r_1_i' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_74 : Operation 545 [1/1] (0.00ns)   --->   "%empty_244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_103_i)" [./hough.h:622]   --->   Operation 545 'specregionend' 'empty_244' <Predicate = (tmp_97_i)> <Delay = 0.00>
ST_74 : Operation 546 [1/1] (0.00ns)   --->   "br label %.loopexit.i" [./hough.h:610]   --->   Operation 546 'br' <Predicate = (tmp_97_i)> <Delay = 0.00>

State 75 <SV = 18> <Delay = 1.99>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_109_i = sext i32 %r0_2 to i64" [./hough.h:625]   --->   Operation 547 'sext' 'tmp_109_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 548 [1/1] (0.00ns)   --->   "%dist_accum_addr_1 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_109_i" [./hough.h:625]   --->   Operation 548 'getelementptr' 'dist_accum_addr_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 549 [2/2] (1.99ns)   --->   "%c0 = load i32* %dist_accum_addr_1, align 4" [./hough.h:625]   --->   Operation 549 'load' 'c0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>

State 76 <SV = 19> <Delay = 1.99>
ST_76 : Operation 550 [1/2] (1.99ns)   --->   "%c0 = load i32* %dist_accum_addr_1, align 4" [./hough.h:625]   --->   Operation 550 'load' 'c0' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_76 : Operation 551 [1/1] (0.97ns)   --->   "br label %26" [./hough.h:626]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.97>

State 77 <SV = 20> <Delay = 5.02>
ST_77 : Operation 552 [1/1] (0.00ns)   --->   "%r0_i = phi i32 [ %r0_2, %25 ], [ %r10_0_r0_i, %27 ]"   --->   Operation 552 'phi' 'r0_i' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 553 [1/1] (0.00ns)   --->   "%c_i = phi i32 [ %c0, %25 ], [ %c_0_c0_i, %27 ]"   --->   Operation 553 'phi' 'c_i' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 554 [1/1] (0.00ns)   --->   "%r0 = phi i32 [ %r0_2, %25 ], [ %r_3, %27 ]"   --->   Operation 554 'phi' 'r0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 555 [1/1] (1.31ns)   --->   "%tmp_118_i = icmp sgt i32 %r0, %p_max_r1_i" [./hough.h:626]   --->   Operation 555 'icmp' 'tmp_118_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 556 [1/1] (0.00ns)   --->   "br i1 %tmp_118_i, label %_ifconv, label %27" [./hough.h:626]   --->   Operation 556 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_134_i = sext i32 %r0 to i64" [./hough.h:628]   --->   Operation 557 'sext' 'tmp_134_i' <Predicate = (!tmp_118_i)> <Delay = 0.00>
ST_77 : Operation 558 [1/1] (0.00ns)   --->   "%dist_accum_addr_3 = getelementptr inbounds [321 x i32]* %dist_accum, i64 0, i64 %tmp_134_i" [./hough.h:628]   --->   Operation 558 'getelementptr' 'dist_accum_addr_3' <Predicate = (!tmp_118_i)> <Delay = 0.00>
ST_77 : Operation 559 [2/2] (1.99ns)   --->   "%c0_2 = load i32* %dist_accum_addr_3, align 4" [./hough.h:628]   --->   Operation 559 'load' 'c0_2' <Predicate = (!tmp_118_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_77 : Operation 560 [1/1] (5.02ns)   --->   "%tmp_136_i = mul nsw i32 %r0, %c_i" [./hough.h:630]   --->   Operation 560 'mul' 'tmp_136_i' <Predicate = (!tmp_118_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 21> <Delay = 8.78>
ST_78 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_133_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [./hough.h:626]   --->   Operation 561 'specregionbegin' 'tmp_133_i' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:627]   --->   Operation 562 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 563 [1/2] (1.99ns)   --->   "%c0_2 = load i32* %dist_accum_addr_3, align 4" [./hough.h:628]   --->   Operation 563 'load' 'c0_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_78 : Operation 564 [1/1] (1.99ns)   --->   "store i32 0, i32* %dist_accum_addr_3, align 4" [./hough.h:629]   --->   Operation 564 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_78 : Operation 565 [1/1] (5.02ns)   --->   "%tmp_135_i = mul nsw i32 %c0_2, %r0_i" [./hough.h:630]   --->   Operation 565 'mul' 'tmp_135_i' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.00> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 566 [1/1] (1.31ns)   --->   "%tmp_137_i = icmp sgt i32 %tmp_135_i, %tmp_136_i" [./hough.h:630]   --->   Operation 566 'icmp' 'tmp_137_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 567 [1/1] (0.45ns)   --->   "%r10_0_r0_i = select i1 %tmp_137_i, i32 %r0, i32 %r0_i" [./hough.h:630]   --->   Operation 567 'select' 'r10_0_r0_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 568 [1/1] (0.45ns)   --->   "%c_0_c0_i = select i1 %tmp_137_i, i32 %c0_2, i32 %c_i" [./hough.h:630]   --->   Operation 568 'select' 'c_0_c0_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 569 [1/1] (0.00ns)   --->   "%empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_133_i)" [./hough.h:634]   --->   Operation 569 'specregionend' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 570 [1/1] (1.57ns)   --->   "%r_3 = add nsw i32 %r0, 1" [./hough.h:626]   --->   Operation 570 'add' 'r_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 571 [1/1] (0.00ns)   --->   "br label %26" [./hough.h:626]   --->   Operation 571 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 21> <Delay = 10.3>
ST_79 : Operation 572 [1/1] (10.3ns)   --->   "%tmp_128_i = sitofp i32 %r0_i to float" [./hough.h:636]   --->   Operation 572 'sitofp' 'tmp_128_i' <Predicate = true> <Delay = 10.3> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 0> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 22> <Delay = 13.7>
ST_80 : Operation 573 [1/1] (9.13ns)   --->   "%tmp_129_i = fmul float %tmp_128_i, 0x400921FB40000000" [./hough.h:636]   --->   Operation 573 'fmul' 'tmp_129_i' <Predicate = true> <Delay = 9.13> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 9.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 574 [1/1] (2.65ns)   --->   "%x_assign_3 = fpext float %tmp_129_i to double" [./hough.h:636]   --->   Operation 574 'fpext' 'x_assign_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 575 [1/1] (0.00ns)   --->   "%t_V_2 = bitcast double %x_assign_3 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 575 'bitcast' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 576 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %t_V_2, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 576 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 577 [1/1] (1.08ns)   --->   "%tmp_i_i_i = icmp ult i11 %loc_V, 1022" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 577 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 578 [1/1] (1.08ns)   --->   "%tmp_170_i_i_i = icmp ugt i11 %loc_V, -973" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 578 'icmp' 'tmp_170_i_i_i' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 579 [1/1] (0.00ns)   --->   "%index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %t_V_2, i32 52, i32 57)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 579 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_171_i_i_i = zext i6 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 580 'zext' 'tmp_171_i_i_i' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 581 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_171_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 581 'getelementptr' 'mask_table1_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 582 [2/2] (1.99ns)   --->   "%mask = load i52* %mask_table1_addr, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 582 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>
ST_80 : Operation 583 [1/1] (0.00ns)   --->   "%one_half_table2_addr = getelementptr [64 x i53]* @one_half_table2, i64 0, i64 %tmp_171_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 583 'getelementptr' 'one_half_table2_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 584 [2/2] (1.99ns)   --->   "%one_half = load i53* %one_half_table2_addr, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 584 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 81 <SV = 23> <Delay = 12.1>
ST_81 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %t_V_2, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:439->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 585 'bitselect' 'p_Result_s' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_Result_13 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_s, i63 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:458->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 586 'bitconcatenate' 'p_Result_13' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 587 [1/2] (1.99ns)   --->   "%mask = load i52* %mask_table1_addr, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 587 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>
ST_81 : Operation 588 [1/2] (1.99ns)   --->   "%one_half = load i53* %one_half_table2_addr, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 588 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>
ST_81 : Operation 589 [1/1] (0.00ns)   --->   "%one_half_i_i_cast_i = zext i53 %one_half to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 589 'zext' 'one_half_i_i_cast_i' <Predicate = (!tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 590 [1/1] (1.72ns)   --->   "%p_Val2_s = add i64 %t_V_2, %one_half_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 590 'add' 'p_Val2_s' <Predicate = (!tmp_i_i_i)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:446->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:447->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 591 'trunc' 'loc_V_1' <Predicate = (!tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_173_i_i_i = xor i52 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 592 'xor' 'tmp_173_i_i_i' <Predicate = (!tmp_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%xs_sig_V = and i52 %loc_V_1, %tmp_173_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 593 'and' 'xs_sig_V' <Predicate = (!tmp_i_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:458->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 594 'partselect' 'tmp_5' <Predicate = (!tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i52(i12 %tmp_5, i52 %xs_sig_V)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:458->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 595 'bitconcatenate' 'p_Result_14' <Predicate = (!tmp_i_i_i)> <Delay = 0.00>
ST_81 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp_v = select i1 %tmp_i_i_i, i64 %p_Result_13, i64 %p_Result_14" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 596 'select' 'sel_tmp_v' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 597 [1/1] (0.52ns) (out node of the LUT)   --->   "%sel_tmp = bitcast i64 %sel_tmp_v to double" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 597 'bitcast' 'sel_tmp' <Predicate = true> <Delay = 0.52>
ST_81 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node x_assign_4)   --->   "%sel_tmp1 = xor i1 %tmp_i_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 598 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node x_assign_4)   --->   "%sel_tmp2 = and i1 %tmp_170_i_i_i, %sel_tmp1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636]   --->   Operation 599 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 600 [1/1] (0.52ns) (out node of the LUT)   --->   "%x_assign_4 = select i1 %sel_tmp2, double %x_assign_3, double %sel_tmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 600 'select' 'x_assign_4' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 601 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast double %x_assign_4 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 601 'bitcast' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node tmp_132_i)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:439->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 602 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 603 [1/1] (0.00ns)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 603 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 604 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i64 %p_Val2_15 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 604 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_3, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 605 'bitconcatenate' 'tmp_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_i_i_i_cast_i = zext i54 %tmp_i_i_i_i to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 606 'zext' 'tmp_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast_i = zext i11 %loc_V_2 to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 607 'zext' 'tmp_i_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 608 [1/1] (1.26ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 608 'add' 'sh_assign' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 609 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 609 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 610 [1/1] (1.26ns)   --->   "%tmp_176_i_i_i_i = sub i11 1023, %loc_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 610 'sub' 'tmp_176_i_i_i_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_176_i_i_i_cast_i = sext i11 %tmp_176_i_i_i_i to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 611 'sext' 'tmp_176_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 612 [1/1] (0.55ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_176_i_i_i_cast_i, i12 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 612 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 613 [1/1] (0.00ns)   --->   "%sh_assign_1_i_i_i_ca = sext i12 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 613 'sext' 'sh_assign_1_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_177_i_i_i_i = zext i32 %sh_assign_1_i_i_i_ca to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 614 'zext' 'tmp_177_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_177_i_i_i_cast_i = zext i32 %sh_assign_1_i_i_i_ca to i54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 615 'zext' 'tmp_177_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_178_i_i_i_i = lshr i54 %tmp_i_i_i_i, %tmp_177_i_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 616 'lshr' 'tmp_178_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_179_i_i_i_i = shl i137 %tmp_i_i_i_cast_i, %tmp_177_i_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 617 'shl' 'tmp_179_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_178_i_i_i_i, i32 53)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 618 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_s = zext i1 %tmp_72 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 619 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_179_i_i_i_i, i32 53, i32 84)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 620 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 621 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_8 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_28" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 621 'select' 'p_Val2_8' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 622 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i_i = sub i32 0, %p_Val2_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 622 'sub' 'p_Val2_i_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node tmp_132_i)   --->   "%p_Val2_21 = select i1 %p_Result_15, i32 %p_Val2_i_i_i_i, i32 %p_Val2_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636]   --->   Operation 623 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 624 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_132_i = icmp sgt i32 %c_i, %p_Val2_21" [./hough.h:637]   --->   Operation 624 'icmp' 'tmp_132_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 625 [1/1] (0.00ns)   --->   "br i1 %tmp_132_i, label %28, label %.critedge.i.backedge" [./hough.h:637]   --->   Operation 625 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 626 [1/1] (1.57ns)   --->   "%total = add nsw i32 1, %total_1_load" [./hough.h:638]   --->   Operation 626 'add' 'total' <Predicate = (tmp_132_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 627 [1/1] (1.24ns)   --->   "%tmp_142_i = add i16 %tmp_61, %tmp_60" [./hough.h:639]   --->   Operation 627 'add' 'tmp_142_i' <Predicate = (tmp_132_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_143_i = sext i32 %total to i64" [./hough.h:639]   --->   Operation 628 'sext' 'tmp_143_i' <Predicate = (tmp_132_i)> <Delay = 0.00>
ST_81 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %total to i10" [./hough.h:639]   --->   Operation 629 'trunc' 'tmp_73' <Predicate = (tmp_132_i)> <Delay = 0.00>
ST_81 : Operation 630 [1/1] (0.00ns)   --->   "%circles_val_addr_3 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_143_i" [./hough.h:639]   --->   Operation 630 'getelementptr' 'circles_val_addr_3' <Predicate = (tmp_132_i)> <Delay = 0.00>
ST_81 : Operation 631 [1/1] (1.27ns)   --->   "%tmp_29 = add i10 100, %tmp_73" [./hough.h:640]   --->   Operation 631 'add' 'tmp_29' <Predicate = (tmp_132_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i10 %tmp_29 to i64" [./hough.h:640]   --->   Operation 632 'sext' 'tmp_31_cast' <Predicate = (tmp_132_i)> <Delay = 0.00>
ST_81 : Operation 633 [1/1] (0.00ns)   --->   "%circles_val_addr_4 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_31_cast" [./hough.h:640]   --->   Operation 633 'getelementptr' 'circles_val_addr_4' <Predicate = (tmp_132_i)> <Delay = 0.00>
ST_81 : Operation 634 [1/1] (1.99ns)   --->   "store i16 %tmp_142_i, i16* %circles_val_addr_3, align 2" [./hough.h:639]   --->   Operation 634 'store' <Predicate = (tmp_132_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_81 : Operation 635 [1/1] (1.24ns)   --->   "%tmp_144_i = add i16 -1, %tmp_62" [./hough.h:640]   --->   Operation 635 'add' 'tmp_144_i' <Predicate = (tmp_132_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 636 [1/1] (1.99ns)   --->   "store i16 %tmp_144_i, i16* %circles_val_addr_4, align 2" [./hough.h:640]   --->   Operation 636 'store' <Predicate = (tmp_132_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_81 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i32 %r0_i to i16" [./hough.h:641]   --->   Operation 637 'trunc' 'tmp_74' <Predicate = (tmp_132_i)> <Delay = 0.00>

State 82 <SV = 24> <Delay = 3.27>
ST_82 : Operation 638 [1/1] (1.27ns)   --->   "%tmp_30 = add i10 200, %tmp_73" [./hough.h:641]   --->   Operation 638 'add' 'tmp_30' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i10 %tmp_30 to i64" [./hough.h:641]   --->   Operation 639 'sext' 'tmp_32_cast' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 0.00>
ST_82 : Operation 640 [1/1] (0.00ns)   --->   "%circles_val_addr_5 = getelementptr [300 x i16]* %circles_val, i64 0, i64 %tmp_32_cast" [./hough.h:641]   --->   Operation 640 'getelementptr' 'circles_val_addr_5' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 0.00>
ST_82 : Operation 641 [1/1] (1.99ns)   --->   "store i16 %tmp_74, i16* %circles_val_addr_5, align 2" [./hough.h:641]   --->   Operation 641 'store' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_82 : Operation 642 [1/1] (1.31ns)   --->   "%tmp_146_i = icmp sgt i32 %total, 98" [./hough.h:643]   --->   Operation 642 'icmp' 'tmp_146_i' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 643 [1/1] (0.97ns)   --->   "br i1 %tmp_146_i, label %.exit, label %..critedge.i.backedge_crit_edge" [./hough.h:643]   --->   Operation 643 'br' <Predicate = (!tmp_86_i & tmp_132_i)> <Delay = 0.97>
ST_82 : Operation 644 [1/1] (0.97ns)   --->   "store i32 %total, i32* %total_1" [./hough.h:638]   --->   Operation 644 'store' <Predicate = (!tmp_86_i & tmp_132_i & !tmp_146_i)> <Delay = 0.97>
ST_82 : Operation 645 [1/1] (0.00ns)   --->   "br label %.critedge.i.backedge" [./hough.h:643]   --->   Operation 645 'br' <Predicate = (!tmp_86_i & tmp_132_i & !tmp_146_i)> <Delay = 0.00>
ST_82 : Operation 646 [1/1] (0.00ns)   --->   "br label %.critedge.i"   --->   Operation 646 'br' <Predicate = (tmp_86_i) | (!tmp_132_i) | (!tmp_146_i)> <Delay = 0.00>

State 83 <SV = 25> <Delay = 1.99>
ST_83 : Operation 647 [1/1] (0.00ns)   --->   "%total_3_i = phi i32 [ %total_1_load, %.critedge.i ], [ %total, %28 ]"   --->   Operation 647 'phi' 'total_3_i' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %total_3_i to i16" [./hough.h:648]   --->   Operation 648 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 649 [1/1] (1.99ns)   --->   "store i16 %tmp_75, i16* %circles_val_addr_6, align 2" [./hough.h:648]   --->   Operation 649 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_83 : Operation 650 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 650 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 7.57ns
The critical path consists of the following:
	fifo read on port 'edge_rows' (./hough.h:487) [41]  (2.26 ns)
	'icmp' operation ('tmp_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:495) [43]  (1.31 ns)
	'select' operation ('max_r0', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:237->./hough.h:495) [44]  (0.457 ns)
	'icmp' operation ('tmp_48_i', ./hough.h:499) [52]  (1.31 ns)
	'or' operation ('or_cond8_i', ./hough.h:499) [53]  (0 ns)
	'select' operation ('min_radius', ./hough.h:499) [54]  (0.464 ns)
	'icmp' operation ('tmp_49_i', ./hough.h:502) [56]  (1.31 ns)
	'select' operation ('_min_r', ./hough.h:502) [59]  (0.457 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [63]  (0 ns)
	'add' operation ('next_mul') [64]  (1.28 ns)

 <State 3>: 3.28ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:188->./hough.h:509) [73]  (0 ns)
	'add' operation ('tmp_16', ./type.h:191->./hough.h:509) [83]  (1.28 ns)
	'getelementptr' operation ('circles_val_addr', ./type.h:191->./hough.h:509) [85]  (0 ns)
	'store' operation (./type.h:191->./hough.h:509) of constant 0 on array 'circles_val' [86]  (2 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./hough.h:514) [94]  (0 ns)
	'getelementptr' operation ('accum_addr', ./hough.h:515) [101]  (0 ns)
	'store' operation (./hough.h:515) of constant 0 on array 'accum', ./hough.h:512 [102]  (2 ns)

 <State 6>: 2ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./hough.h:521) [107]  (0 ns)
	'getelementptr' operation ('dist_accum_addr', ./hough.h:522) [114]  (0 ns)
	'store' operation (./hough.h:522) of constant 0 on array 'dist_accum', ./hough.h:519 [115]  (2 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_55_i', ./hough.h:527) [124]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 8>: 3.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hough.h:528) [137]  (0 ns)
	'add' operation ('tmp_21', ./hough.h:532) [145]  (1.29 ns)
	'getelementptr' operation ('dx_val_addr', ./hough.h:530) [148]  (0 ns)
	'load' operation ('dx_val_load', ./hough.h:530) on array 'dx_val' [150]  (2 ns)

 <State 9>: 8.74ns
The critical path consists of the following:
	'load' operation ('dy_val_load', ./hough.h:531) on array 'dy_val' [152]  (2 ns)
	'mul' operation ('tmp_80_i', ./hough.h:535) [163]  (4.41 ns)
	'add' operation ('x', ./hough.h:535) [164]  (2.33 ns)

 <State 10>: 13.4ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:535) to 'sqrt_fixed<32, 32>' [165]  (13.4 ns)

 <State 11>: 16ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:535) to 'sqrt_fixed<32, 32>' [165]  (16 ns)

 <State 12>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sy', ./hough.h:537) [170]  (2.01 ns)

 <State 13>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 14>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 15>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 16>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 17>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 18>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 19>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 20>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 21>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 22>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 23>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 24>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 25>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 26>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 27>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 28>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 29>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 30>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 31>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 32>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 33>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 34>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 35>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 36>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 37>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 38>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 39>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 40>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 41>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 42>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 43>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 44>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 45>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 46>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 47>: 2.01ns
The critical path consists of the following:
	'sdiv' operation ('sx', ./hough.h:536) [168]  (2.01 ns)

 <State 48>: 6.6ns
The critical path consists of the following:
	'phi' operation ('sx') with incoming values : ('sx', ./hough.h:536) ('sx', ./hough.h:554) [175]  (0 ns)
	'mul' operation ('tmp_98_i', ./hough.h:542) [183]  (5.02 ns)
	'add' operation ('x1', ./hough.h:542) [184]  (1.58 ns)

 <State 49>: 6.41ns
The critical path consists of the following:
	'phi' operation ('y1') with incoming values : ('y1', ./hough.h:543) ('y1', ./hough.h:544) [190]  (0 ns)
	'mul' operation ('tmp_138_i', ./hough.h:551) [209]  (2.08 ns)
	'add' operation ('base', ./hough.h:551) [212]  (2.33 ns)
	'getelementptr' operation ('accum_addr_6', ./hough.h:552) [214]  (0 ns)
	'load' operation ('accum_load_4', ./hough.h:552) on array 'accum', ./hough.h:512 [215]  (2 ns)

 <State 50>: 5.57ns
The critical path consists of the following:
	'load' operation ('accum_load_4', ./hough.h:552) on array 'accum', ./hough.h:512 [215]  (2 ns)
	'add' operation ('tmp_141_i', ./hough.h:552) [216]  (1.58 ns)
	'store' operation (./hough.h:552) of variable 'tmp_141_i', ./hough.h:552 on array 'accum', ./hough.h:512 [217]  (2 ns)

 <State 51>: 1.58ns
The critical path consists of the following:
	'sub' operation ('sx', ./hough.h:554) [224]  (1.58 ns)

 <State 52>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_59_i', ./hough.h:563) [253]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 53>: 5.69ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hough.h:564) [259]  (0 ns)
	'add' operation ('tmp5', ./hough.h:567) [267]  (0 ns)
	'add' operation ('tmp_71_i', ./hough.h:567) [268]  (2.11 ns)
	'add' operation ('base', ./hough.h:567) [269]  (1.58 ns)
	'getelementptr' operation ('accum_addr_1', ./hough.h:568) [271]  (0 ns)
	'load' operation ('value', ./hough.h:568) on array 'accum', ./hough.h:512 [272]  (2 ns)

 <State 54>: 3.77ns
The critical path consists of the following:
	'load' operation ('value', ./hough.h:568) on array 'accum', ./hough.h:512 [272]  (2 ns)
	'icmp' operation ('tmp_73_i', ./hough.h:569) [273]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 55>: 3.77ns
The critical path consists of the following:
	'add' operation ('tmp_87_i', ./hough.h:569) [282]  (1.58 ns)
	'getelementptr' operation ('accum_addr_3', ./hough.h:569) [284]  (0 ns)
	'load' operation ('accum_load_1', ./hough.h:569) on array 'accum', ./hough.h:512 [285]  (2 ns)
	blocking operation 0.197 ns on control path)

 <State 56>: 3.77ns
The critical path consists of the following:
	'add' operation ('tmp_100_i', ./hough.h:569) [289]  (1.58 ns)
	'getelementptr' operation ('accum_addr_4', ./hough.h:569) [291]  (0 ns)
	'load' operation ('accum_load_2', ./hough.h:569) on array 'accum', ./hough.h:512 [292]  (2 ns)
	blocking operation 0.197 ns on control path)

 <State 57>: 3.77ns
The critical path consists of the following:
	'add' operation ('tmp_111_i', ./hough.h:569) [296]  (1.58 ns)
	'getelementptr' operation ('accum_addr_5', ./hough.h:569) [298]  (0 ns)
	'load' operation ('accum_load_3', ./hough.h:569) on array 'accum', ./hough.h:512 [299]  (2 ns)
	blocking operation 0.197 ns on control path)

 <State 58>: 3.31ns
The critical path consists of the following:
	'load' operation ('accum_load_3', ./hough.h:569) on array 'accum', ./hough.h:512 [299]  (2 ns)
	'icmp' operation ('tmp_113_i', ./hough.h:569) [300]  (1.31 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 4.85ns
The critical path consists of the following:
	'mul' operation ('min_dist2', ./hough.h:583) [324]  (4.85 ns)

 <State 61>: 2.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hough.h:585) [328]  (0 ns)
	'icmp' operation ('tmp_66_i', ./hough.h:585) [332]  (1.31 ns)
	multiplexor before 'phi' operation ('total') with incoming values : ('total_1_load', ./hough.h:638) ('total', ./hough.h:638) [548]  (0.978 ns)

 <State 62>: 2ns
The critical path consists of the following:
	'load' operation ('base', ./hough.h:586) on array 'centers.val', ./hough.h:562 [338]  (2 ns)

 <State 63>: 15.6ns
The critical path consists of the following:
	'mul' operation ('mul', ./hough.h:587) [340]  (4.94 ns)
	'sub' operation ('neg_mul', ./hough.h:587) [341]  (1.73 ns)
	'select' operation ('tmp_25', ./hough.h:587) [347]  (0 ns)
	'sub' operation ('neg_ti', ./hough.h:587) [348]  (1.41 ns)
	'select' operation ('tmp_75_i', ./hough.h:587) [349]  (0.396 ns)
	'mul' operation ('tmp_76_i', ./hough.h:588) [351]  (4 ns)
	'add' operation ('tmp6', ./hough.h:590) [352]  (1.58 ns)
	'add' operation ('cx0', ./hough.h:590) [355]  (1.58 ns)

 <State 64>: 4.83ns
The critical path consists of the following:
	'phi' operation ('j7_i', ./hough.h:596) with incoming values : ('j_5_cast_i', ./hough.h:596) [361]  (0 ns)
	'add' operation ('j', ./hough.h:596) [369]  (1.56 ns)
	'add' operation ('tmp_26', ./hough.h:597) [373]  (1.27 ns)
	'getelementptr' operation ('circles_val_addr_2', ./hough.h:597) [375]  (0 ns)
	'load' operation ('circles_val_load_1', ./hough.h:597) on array 'circles_val' [378]  (2 ns)

 <State 65>: 11.5ns
The critical path consists of the following:
	'load' operation ('circles_val_load', ./hough.h:596) on array 'circles_val' [376]  (2 ns)
	'sub' operation ('tmp_92_i', ./hough.h:598) [380]  (1.58 ns)
	'mul' operation ('tmp_93_i', ./hough.h:598) [381]  (5.02 ns)
	'add' operation ('dist2', ./hough.h:598) [385]  (1.58 ns)
	'icmp' operation ('tmp_96_i', ./hough.h:599) [386]  (1.31 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_max_r1_i', ./hough.h:618) with incoming values : ('p_max_r_cast_i', ./hough.h:502) ('p_max_r_1_cast', ./hough.h:618) [396]  (0.978 ns)

 <State 68>: 2ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hough.h:610) [398]  (0 ns)
	'getelementptr' operation ('pt_buf_val_y_addr_1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612) [412]  (0 ns)
	'load' operation ('pt_buf_val_y_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612) on array 'pt_buf.val.y', ./hough.h:526 [413]  (2 ns)

 <State 69>: 8.6ns
The critical path consists of the following:
	'load' operation ('pt_buf_val_x_load', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:612) on array 'pt_buf.val.x', ./hough.h:526 [410]  (2 ns)
	'sub' operation ('_dx', ./hough.h:613) [415]  (1.58 ns)
	'mul' operation ('tmp_105_i', ./hough.h:615) [417]  (5.02 ns)

 <State 70>: 6.6ns
The critical path consists of the following:
	'mul' operation ('tmp_106_i', ./hough.h:615) [418]  (5.02 ns)
	'add' operation ('dist2', ./hough.h:615) [419]  (1.58 ns)

 <State 71>: 13.4ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i16_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616) to 'sqrt_fixed<32, 32>' [420]  (13.4 ns)

 <State 72>: 16ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i16_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:616) to 'sqrt_fixed<32, 32>' [420]  (16 ns)

 <State 73>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp_107_i', ./hough.h:617) [423]  (1.31 ns)
	'or' operation ('or_cond4_i', ./hough.h:617) [425]  (0.464 ns)
	multiplexor before 'phi' operation ('p_max_r_1_i', ./hough.h:618) with incoming values : ('p_max_r_cast_i', ./hough.h:502) ('p_max_r_1_cast', ./hough.h:618) [440]  (0.978 ns)

 <State 74>: 5.57ns
The critical path consists of the following:
	'load' operation ('dist_accum_load', ./hough.h:620) on array 'dist_accum', ./hough.h:519 [435]  (2 ns)
	'add' operation ('tmp_117_i', ./hough.h:620) [436]  (1.58 ns)
	'store' operation (./hough.h:620) of variable 'tmp_117_i', ./hough.h:620 on array 'dist_accum', ./hough.h:519 [437]  (2 ns)

 <State 75>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('dist_accum_addr_1', ./hough.h:625) [446]  (0 ns)
	'load' operation ('c0', ./hough.h:625) on array 'dist_accum', ./hough.h:519 [447]  (2 ns)

 <State 76>: 2ns
The critical path consists of the following:
	'load' operation ('c0', ./hough.h:625) on array 'dist_accum', ./hough.h:519 [447]  (2 ns)

 <State 77>: 5.02ns
The critical path consists of the following:
	'phi' operation ('c0') with incoming values : ('c0', ./hough.h:625) ('c_0_c0_i', ./hough.h:630) [451]  (0 ns)
	'mul' operation ('tmp_136_i', ./hough.h:630) [463]  (5.02 ns)

 <State 78>: 8.79ns
The critical path consists of the following:
	'load' operation ('c0', ./hough.h:628) on array 'dist_accum', ./hough.h:519 [460]  (2 ns)
	'mul' operation ('tmp_135_i', ./hough.h:630) [462]  (5.02 ns)
	'icmp' operation ('tmp_137_i', ./hough.h:630) [464]  (1.31 ns)
	'select' operation ('r10_0_r0_i', ./hough.h:630) [465]  (0.457 ns)

 <State 79>: 10.4ns
The critical path consists of the following:
	'sitofp' operation ('tmp_128_i', ./hough.h:636) [471]  (10.4 ns)

 <State 80>: 13.8ns
The critical path consists of the following:
	'fmul' operation ('tmp_129_i', ./hough.h:636) [472]  (9.13 ns)
	'fpext' operation ('x', ./hough.h:636) [473]  (2.66 ns)
	'getelementptr' operation ('one_half_table2_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636) [484]  (0 ns)
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636) on array 'one_half_table2' [485]  (2 ns)

 <State 81>: 12.1ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636) on array 'one_half_table2' [485]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rounddouble.cpp:6->./hough.h:636) [487]  (1.72 ns)
	'select' operation ('sel_tmp_v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [493]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [497]  (0.526 ns)
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [505]  (1.27 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [509]  (0.557 ns)
	'shl' operation ('tmp_179_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [514]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [518]  (2.17 ns)
	'sub' operation ('p_Val2_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [519]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->./hough.h:636) [520]  (0 ns)
	'icmp' operation ('tmp_132_i', ./hough.h:637) [521]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 82>: 3.27ns
The critical path consists of the following:
	'add' operation ('tmp_30', ./hough.h:641) [532]  (1.27 ns)
	'getelementptr' operation ('circles_val_addr_5', ./hough.h:641) [534]  (0 ns)
	'store' operation (./hough.h:641) of variable 'tmp_74', ./hough.h:641 on array 'circles_val' [539]  (2 ns)

 <State 83>: 2ns
The critical path consists of the following:
	'phi' operation ('total') with incoming values : ('total_1_load', ./hough.h:638) ('total', ./hough.h:638) [548]  (0 ns)
	'store' operation (./hough.h:648) of variable 'tmp_75', ./hough.h:648 on array 'circles_val' [550]  (2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
