Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 16:49:16 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (DFFRS_X2)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (DFFRS_X2)                              0.09       0.09 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.09 r
  EX_STAGE/U27/Z (BUF_X1)                                 0.04       0.14 r
  EX_STAGE/U46/Z (MUX2_X1)                                0.09       0.22 f
  EX_STAGE/ALU_DP/A[63] (ALU_abs)                         0.00       0.22 f
  EX_STAGE/ALU_DP/U4/Z (BUF_X1)                           0.05       0.27 f
  EX_STAGE/ALU_DP/U48/Z (BUF_X2)                          0.05       0.32 f
  EX_STAGE/ALU_DP/U341/Z (XOR2_X1)                        0.09       0.41 f
  EX_STAGE/ALU_DP/SUB_ABS/A[3] (SUBTRACTOR_N64_0)         0.00       0.41 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[3] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.41 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U850/ZN (NOR2_X1)        0.04       0.45 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U924/ZN (OAI21_X1)       0.03       0.48 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U686/ZN (AOI21_X1)       0.05       0.54 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U959/ZN (OAI21_X1)       0.03       0.57 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U647/ZN (AOI21_X1)       0.04       0.61 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1014/ZN (OAI21_X1)      0.03       0.64 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U636/ZN (AOI21_X1)       0.04       0.68 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1015/ZN (OAI21_X1)      0.03       0.72 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U619/ZN (AOI21_X1)       0.04       0.76 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1002/ZN (OAI21_X1)      0.03       0.79 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U627/ZN (AOI21_X1)       0.04       0.83 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U987/ZN (OAI21_X1)       0.03       0.87 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U618/ZN (AOI21_X1)       0.04       0.91 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U978/ZN (OAI21_X1)       0.03       0.94 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U697/ZN (AOI21_X1)       0.04       0.98 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1012/ZN (OAI21_X1)      0.03       1.01 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U695/ZN (AOI21_X1)       0.04       1.06 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1013/ZN (OAI21_X1)      0.03       1.09 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U689/ZN (AOI21_X1)       0.04       1.13 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1001/ZN (OAI21_X1)      0.03       1.16 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U620/ZN (AOI21_X1)       0.04       1.21 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1000/ZN (OAI21_X1)      0.03       1.24 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U626/ZN (AOI21_X1)       0.04       1.28 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U685/ZN (OAI21_X1)       0.03       1.31 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U635/ZN (AOI21_X1)       0.04       1.35 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1011/ZN (OAI21_X1)      0.03       1.39 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U628/ZN (AOI21_X1)       0.04       1.43 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1009/ZN (OAI21_X1)      0.03       1.46 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U999/ZN (AOI21_X1)       0.04       1.50 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U998/ZN (INV_X1)         0.02       1.53 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U10/CO (FA_X1)           0.09       1.62 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U566/ZN (NAND2_X1)       0.04       1.66 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U528/ZN (NAND3_X1)       0.04       1.70 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U571/ZN (NAND2_X1)       0.03       1.73 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U574/ZN (NAND3_X1)       0.03       1.77 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U7/CO (FA_X1)            0.10       1.86 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U545/ZN (NAND2_X1)       0.04       1.90 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U529/ZN (NAND3_X1)       0.04       1.94 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U603/ZN (NAND2_X1)       0.04       1.98 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U599/ZN (NAND3_X1)       0.04       2.01 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U611/ZN (NAND2_X1)       0.04       2.05 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U612/ZN (NAND3_X1)       0.04       2.09 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U616/ZN (NAND2_X1)       0.03       2.12 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U530/ZN (AND3_X1)        0.05       2.17 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U531/ZN (XNOR2_X1)       0.03       2.20 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.20 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.20 f
  EX_STAGE/ALU_DP/U689/ZN (AOI22_X1)                      0.05       2.26 r
  EX_STAGE/ALU_DP/U696/ZN (NAND2_X1)                      0.03       2.28 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.28 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.28 f
  ALU_RESULT_1_reg[63]/D (DFFR_X2)                        0.01       2.29 f
  data arrival time                                                  2.29

  clock MY_CLK (rise edge)                                2.34       2.34
  clock network delay (ideal)                             0.00       2.34
  clock uncertainty                                      -0.07       2.27
  ALU_RESULT_1_reg[63]/CK (DFFR_X2)                       0.00       2.27 r
  library setup time                                     -0.04       2.23
  data required time                                                 2.23
  --------------------------------------------------------------------------
  data required time                                                 2.23
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
