Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 26 21:07:18 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           13 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             196 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|   Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  pixel_clk_BUFG |                               |                               |                1 |              1 |         1.00 |
|  pixel_clk_BUFG |                               | vga_ctrl/HS0                  |                1 |              1 |         1.00 |
|  pixel_clk_BUFG |                               | vga_ctrl/VS0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  |                               |                               |                1 |              2 |         2.00 |
|  pixel_clk_BUFG | pong_disp/ball_y[31]_i_1_n_0  |                               |                2 |              5 |         2.50 |
|  pixel_clk_BUFG |                               | vga_ctrl/hcounter[10]_i_1_n_0 |                6 |             11 |         1.83 |
|  pixel_clk_BUFG | vga_ctrl/eqOp                 | vga_ctrl/vcounter[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  pixel_clk_BUFG |                               | pong_disp/ball_y[31]_i_1_n_0  |                5 |             18 |         3.60 |
|  pixel_clk_BUFG | pong_disp/ball_y[31]_i_1_n_0  | pong_disp/ball_dy[31]_i_1_n_0 |               12 |             27 |         2.25 |
|  pixel_clk_BUFG | pong_disp/ball_dx[31]_i_1_n_0 | rst_IBUF                      |               10 |             31 |         3.10 |
|  pixel_clk_BUFG | pong_disp/ball_dy             | pong_disp/ball_dy[31]_i_1_n_0 |               10 |             31 |         3.10 |
|  pixel_clk_BUFG | pong_disp/racket_L_y          | rst_IBUF                      |                8 |             32 |         4.00 |
|  pixel_clk_BUFG | pong_disp/racket_R_y          | rst_IBUF                      |                8 |             32 |         4.00 |
|  pixel_clk_BUFG | pong_disp/ball_x              | pong_disp/ball_dy[31]_i_1_n_0 |                9 |             32 |         3.56 |
+-----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


