Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 19:09:46 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  813         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.520    -1837.532                   1639                36087        0.033        0.000                      0                36087        3.750        0.000                       0                 12509  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.520    -1496.525                   1373                35550        0.033        0.000                      0                35550        3.750        0.000                       0                 12509  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -2.112     -341.008                    266                  537        1.301        0.000                      0                  537  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1373  Failing Endpoints,  Worst Slack       -4.520ns,  Total Violation    -1496.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 8.278ns (58.457%)  route 5.883ns (41.543%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          1.365    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.475    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                         clock pessimism              0.288    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205    12.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -17.103    
  -------------------------------------------------------------------
                         slack                                 -4.520    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 8.402ns (59.025%)  route 5.833ns (40.975%))
  Logic Levels:           56  (CARRY4=50 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.773    15.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.373    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2/O
                         net (fo=8, routed)           0.527    16.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I1_O)        0.124    16.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_i_1/O
                         net (fo=1, routed)           0.910    17.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.475    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                         clock pessimism              0.288    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)       -0.058    12.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -17.177    
  -------------------------------------------------------------------
                         slack                                 -4.447    

Slack (VIOLATED) :        -4.434ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 8.278ns (58.923%)  route 5.771ns (41.077%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          1.253    16.991    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X44Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.474    12.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X44Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[0]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X44Y62         FDRE (Setup_fdre_C_CE)      -0.205    12.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                 -4.434    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.033ns  (logic 8.278ns (58.991%)  route 5.755ns (41.009%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          1.237    16.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.475    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X44Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[1]/C
                         clock pessimism              0.266    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X44Y61         FDRE (Setup_fdre_C_CE)      -0.205    12.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_input_mux_select_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.078ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.801ns  (logic 8.402ns (60.878%)  route 5.399ns (39.122%))
  Logic Levels:           56  (CARRY4=50 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.773    15.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.373    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2/O
                         net (fo=8, routed)           0.510    16.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2_n_0
    SLICE_X43Y82         LUT5 (Prop_lut5_I1_O)        0.124    16.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_rep_i_1/O
                         net (fo=1, routed)           0.493    16.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_rep_i_1_n_0
    SLICE_X45Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.470    12.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.058    12.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                 -4.078    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.787ns  (logic 8.402ns (60.939%)  route 5.385ns (39.061%))
  Logic Levels:           56  (CARRY4=50 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.773    15.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.373    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2/O
                         net (fo=8, routed)           0.514    16.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[7]_i_2_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.254 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_i_1/O
                         net (fo=1, routed)           0.476    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass
    SLICE_X45Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.470    12.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)       -0.061    12.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -16.729    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 8.278ns (61.429%)  route 5.198ns (38.571%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          0.680    16.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.472    12.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X43Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 8.278ns (61.429%)  route 5.198ns (38.571%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          0.680    16.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.472    12.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__0/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X43Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__0
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 8.278ns (61.429%)  route 5.198ns (38.571%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          0.680    16.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.472    12.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__1/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X43Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__1
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -3.897    

Slack (VIOLATED) :        -3.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 8.278ns (61.429%)  route 5.198ns (38.571%))
  Logic Levels:           55  (CARRY4=50 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.648     2.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg/Q
                         net (fo=128, routed)         1.299     4.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.124     4.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_6/O
                         net (fo=2, routed)           0.432     5.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/p_0_in[1]
    SLICE_X48Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[3]_i_9_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[3]_i_2_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[7]_i_2_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[11]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[15]_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[19]_i_2_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[23]_i_2_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[27]_i_2_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[31]_i_2_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[35]_i_2_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[39]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[43]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[47]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[51]_i_2_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[55]_i_2_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[59]_i_2_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[63]_i_2_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[67]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[71]_i_2_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[75]_i_2_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[79]_i_2_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[83]_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[87]_i_2_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[91]_i_2_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[95]_i_2_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[99]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[103]_i_2_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[107]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[111]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[115]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[119]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[123]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[127]_i_2_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5/CO[1]
                         net (fo=132, routed)         0.949    10.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg_reg[256]_i_5_n_2
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.329    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2/O
                         net (fo=8, routed)           0.611    11.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/B_N_sum_reg[130]_i_2_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150/O
                         net (fo=1, routed)           0.324    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state[8]_i_150_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137/CO[3]
                         net (fo=1, routed)           0.000    12.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_137_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_128_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_119_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_110_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_101_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92/CO[3]
                         net (fo=1, routed)           0.000    13.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_92_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_83_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    13.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_74_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_65_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_56_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_47_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_38_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_29_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_20_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.085 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_11_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_9_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/FSM_onehot_current_state_reg[8]_i_5/CO[0]
                         net (fo=5, routed)           0.894    15.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/data0
    SLICE_X44Y85         LUT6 (Prop_lut6_I2_O)        0.373    15.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1/O
                         net (fo=13, routed)          0.680    16.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_bypass_mux_select_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.472    12.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X43Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__2/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X43Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/adder_result_shift_bypass_reg_rep__2
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                 -3.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.492%)  route 0.245ns (63.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.559     0.895    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.245     1.281    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X2Y11         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.867     1.233    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.248    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.229ns (56.501%)  route 0.176ns (43.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X65Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]/Q
                         net (fo=1, routed)           0.176     1.226    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_s2mm_sts_tdata_int[32]
    SLICE_X65Y51         LUT3 (Prop_lut3_I0_O)        0.101     1.327 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/INDETERMINATE_BTT_MODE.s2mm_brcvd[24]_i_1/O
                         net (fo=1, routed)           0.000     1.327    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0[24]
    SLICE_X65Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X65Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.107     1.292    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.777%)  route 0.238ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[17]/Q
                         net (fo=1, routed)           0.238     1.322    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X3Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.887     1.253    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.990    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     1.286    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.129    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X10Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.866     1.232    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X10Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X10Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X16Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X16Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X16Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X16Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X16Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y41         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIA0
    SLICE_X10Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X10Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X36Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X36Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.283     0.907    
    SLICE_X36Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.572     0.908    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X27Y58         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.056     1.104    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X26Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.842     1.208    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X26Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X21Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X20Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.862     1.228    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X20Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y31    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          266  Failing Endpoints,  Worst Slack       -2.112ns,  Total Violation     -341.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[40]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[41]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[8]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.580ns (5.151%)  route 10.680ns (94.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)       10.024    14.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X59Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X59Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X59Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[9]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 0.580ns (5.246%)  route 10.475ns (94.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        9.820    14.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X60Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.539    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[28]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[28]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                 -1.903    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.055ns  (logic 0.580ns (5.246%)  route 10.475ns (94.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.655     4.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        9.820    14.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X60Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.539    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[29]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[29]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                 -1.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.210%)  route 1.222ns (86.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        0.950     2.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X87Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.210%)  route 1.222ns (86.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        0.950     2.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X87Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.186ns (13.210%)  route 1.222ns (86.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        0.950     2.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X87Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X87Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X87Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.721%)  route 1.276ns (87.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.004     2.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X91Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.869     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]/C
                         clock pessimism             -0.035     1.200    
    SLICE_X91Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.721%)  route 1.276ns (87.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.004     2.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X91Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.869     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/C
                         clock pessimism             -0.035     1.200    
    SLICE_X91Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.721%)  route 1.276ns (87.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.004     2.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X91Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.869     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]/C
                         clock pessimism             -0.035     1.200    
    SLICE_X91Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.721%)  route 1.276ns (87.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.004     2.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X91Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.869     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][2]/C
                         clock pessimism             -0.035     1.200    
    SLICE_X91Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.186ns (10.484%)  route 1.588ns (89.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.316     2.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X55Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X55Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X55Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.186ns (10.484%)  route 1.588ns (89.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.316     2.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X55Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X55Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X55Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][25]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.186ns (8.918%)  route 1.900ns (91.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.272     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X44Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.431 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4770, routed)        1.627     3.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X62Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X62Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X62Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.947    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.124ns (5.147%)  route 2.285ns (94.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.674     1.674    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.798 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.611     2.409    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.045ns (4.806%)  route 0.891ns (95.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.676     0.676    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     0.936    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 0.580ns (11.678%)  route 4.387ns (88.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.361 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.983    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 0.580ns (11.678%)  route 4.387ns (88.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.361 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.983    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 0.580ns (11.678%)  route 4.387ns (88.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.361 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.983    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 0.610ns (12.432%)  route 4.297ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.154     7.391 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 0.610ns (12.432%)  route 4.297ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.154     7.391 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.907ns  (logic 0.610ns (12.432%)  route 4.297ns (87.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.765     7.237    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y28         LUT1 (Prop_lut1_I0_O)        0.154     7.391 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.923    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y28         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.568     2.747    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y28         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.207%)  route 4.171ns (87.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.842     3.136    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.171     7.763    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.887 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.887    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X64Y33         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.550     2.729    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X64Y33         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 0.580ns (12.597%)  route 4.024ns (87.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.403     6.875    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.999 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.620    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 0.580ns (12.597%)  route 4.024ns (87.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.403     6.875    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.999 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.620    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 0.580ns (12.597%)  route 4.024ns (87.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.722     3.016    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.403     6.875    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.999 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.620    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X19Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.727%)  route 0.333ns (70.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.637     0.973    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X49Y106        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.333     1.447    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X52Y101        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X52Y101        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.308     1.365    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.614    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.308     1.365    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.614    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.618%)  route 0.513ns (73.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.308     1.365    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.410 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.614    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.185ns (18.666%)  route 0.806ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.730 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.907    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.816     1.182    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.185ns (18.666%)  route 0.806ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.730 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.907    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.816     1.182    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.185ns (18.666%)  route 0.806ns (81.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.044     1.730 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.907    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y31         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.816     1.182    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y31         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.362%)  route 0.885ns (82.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.256     1.987    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.362%)  route 0.885ns (82.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.256     1.987    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.362%)  route 0.885ns (82.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.629     1.686    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.256     1.987    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y29         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12510, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y29         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





