

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Mon Apr 22 22:21:16 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.186|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   70|   70|         8|          1|          1|    64|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	11  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	12  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 19 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [WebModel.c:9]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [WebModel.c:9]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.99ns)   --->   "%tmp_1 = add i64 %input_ndim_read_1, -1" [WebModel.c:29]   --->   Operation 22 'add' 'tmp_1' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_1)" [WebModel.c:34]   --->   Operation 23 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_58 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [WebModel.c:12]   --->   Operation 24 'partselect' 'tmp_58' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_58, 0" [WebModel.c:12]   --->   Operation 25 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [WebModel.c:13]   --->   Operation 26 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 27 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [WebModel.c:18]   --->   Operation 28 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 29 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, [5 x i64]* %kernel_shape, i64 %tmp_1)" [WebModel.c:34]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.35ns)   --->   "br label %.preheader.i" [WebModel.c:228->WebModel.c:35]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.47>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %1 ], [ %indvar_flatten_next, %.preheader.i.preheader ]"   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %1 ], [ %i_i_mid2, %.preheader.i.preheader ]" [WebModel.c:230->WebModel.c:35]   --->   Operation 33 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ 0, %1 ], [ %j, %.preheader.i.preheader ]"   --->   Operation 34 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.23ns)   --->   "%exitcond_flatten = icmp eq i7 %indvar_flatten, -64"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.66ns)   --->   "%indvar_flatten_next = add i7 %indvar_flatten, 1"   --->   Operation 36 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %k2c_bias_add.exit, label %.preheader.i.preheader"   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.23ns)   --->   "%exitcond_i4 = icmp eq i7 %j_i, -64" [WebModel.c:230->WebModel.c:35]   --->   Operation 38 'icmp' 'exitcond_i4' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.80ns)   --->   "%j_i_mid2 = select i1 %exitcond_i4, i7 0, i7 %j_i" [WebModel.c:230->WebModel.c:35]   --->   Operation 39 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i_i_mid2)   --->   "%i2 = xor i7 %i_i, -64" [WebModel.c:228->WebModel.c:35]   --->   Operation 40 'xor' 'i2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.80ns) (out node of the LUT)   --->   "%i_i_mid2 = select i1 %exitcond_i4, i7 %i2, i7 %i_i" [WebModel.c:230->WebModel.c:35]   --->   Operation 41 'select' 'i_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_i_cast1 = zext i7 %j_i_mid2 to i64" [WebModel.c:230->WebModel.c:35]   --->   Operation 42 'zext' 'j_i_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i_cast1" [WebModel.c:232->WebModel.c:35]   --->   Operation 43 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 44 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 45 [1/1] (1.66ns)   --->   "%tmp_i = add i7 %j_i_mid2, %i_i_mid2" [WebModel.c:232->WebModel.c:35]   --->   Operation 45 'add' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i7 %tmp_i to i64" [WebModel.c:232->WebModel.c:35]   --->   Operation 46 'zext' 'tmp_i_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [WebModel.c:232->WebModel.c:35]   --->   Operation 47 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 48 'load' 'output_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 49 [1/1] (1.66ns)   --->   "%j = add i7 %j_i_mid2, 1" [WebModel.c:230->WebModel.c:35]   --->   Operation 49 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 50 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 51 'load' 'output_array_load' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 6.51>
ST_5 : Operation 52 [5/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 52 'fadd' 'tmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 53 [4/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 53 'fadd' 'tmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 54 [3/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 54 'fadd' 'tmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 55 [2/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 55 'fadd' 'tmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 56 [1/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 56 'fadd' 'tmp_4_i' <Predicate = (!exitcond_flatten)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [WebModel.c:230->WebModel.c:35]   --->   Operation 57 'specregionbegin' 'tmp_17_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [WebModel.c:231->WebModel.c:35]   --->   Operation 58 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (2.77ns)   --->   "store float %tmp_4_i, float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 59 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17_i)" [WebModel.c:233->WebModel.c:35]   --->   Operation 60 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader.i" [WebModel.c:230->WebModel.c:35]   --->   Operation 61 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 62 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 64)" [WebModel.c:37]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 64)" [WebModel.c:37]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 65 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 65 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 66 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [WebModel.c:12]   --->   Operation 66 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 67 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 67 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [WebModel.c:19]   --->   Operation 68 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 69 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 70 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 71 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 71 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 73 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 73 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 75 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [WebModel.c:24]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [WebModel.c:24]   --->   Operation 76 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [WebModel.c:27]   --->   Operation 77 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [WebModel.c:41]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.14ns
The critical path consists of the following:
	'icmp' operation ('tmp', WebModel.c:9) [12]  (2.34 ns)
	blocking operation 0.8 ns on control path)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [19]  (1.35 ns)

 <State 3>: 6.48ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', WebModel.c:230->WebModel.c:35) [21]  (0 ns)
	'icmp' operation ('exitcond_i4', WebModel.c:230->WebModel.c:35) [26]  (1.24 ns)
	'select' operation ('i_i_mid2', WebModel.c:230->WebModel.c:35) [29]  (0.806 ns)
	'add' operation ('tmp_i', WebModel.c:232->WebModel.c:35) [35]  (1.66 ns)
	'getelementptr' operation ('output_array_addr', WebModel.c:232->WebModel.c:35) [37]  (0 ns)
	'load' operation ('output_array_load', WebModel.c:232->WebModel.c:35) on array 'output_array' [38]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('bias_array_load', WebModel.c:232->WebModel.c:35) on array 'bias_array' [34]  (2.77 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) [39]  (6.51 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) [39]  (6.51 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) [39]  (6.51 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) [39]  (6.51 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_i', WebModel.c:232->WebModel.c:35) [39]  (6.51 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'store' operation (WebModel.c:232->WebModel.c:35) of variable 'tmp_4_i', WebModel.c:232->WebModel.c:35 on array 'output_array' [40]  (2.77 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'call' operation (WebModel.c:37) to 'k2c_relu_func' [45]  (1.35 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.59ns
The critical path consists of the following:
	'load' operation ('outrows', WebModel.c:13) on array 'input_shape' [51]  (1.75 ns)
	'select' operation ('outrows1', WebModel.c:12) [52]  (0.831 ns)

 <State 14>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', WebModel.c:20) [57]  (8.61 ns)

 <State 15>: 8.61ns
The critical path consists of the following:
	'mul' operation ('outsize', WebModel.c:20) [57]  (8.61 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'call' operation (WebModel.c:24) to 'k2c_relu_func' [59]  (1.35 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
