{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621665165646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621665165648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 11:02:38 2021 " "Processing started: Sat May 22 11:02:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621665165648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621665165648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WaveformGenFreqSelec -c WaveformGenFreqSelec " "Command: quartus_map --read_settings_files=on --write_settings_files=off WaveformGenFreqSelec -c WaveformGenFreqSelec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621665165648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621665168223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformgenfreqselec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file waveformgenfreqselec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGenFreqSelec " "Found entity 1: WaveformGenFreqSelec" {  } { { "WaveformGenFreqSelec.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/WaveformGenFreqSelec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter8bit " "Found entity 1: Counter8bit" {  } { { "Counter8bit.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/Counter8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformgeneratorprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file waveformgeneratorprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGeneratorProcessor " "Found entity 1: WaveformGeneratorProcessor" {  } { { "WaveformGeneratorProcessor.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/WaveformGeneratorProcessor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fc2 " "Found entity 1: fc2" {  } { { "fc2.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/fc2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv8.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv8.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv8 " "Found entity 1: clkdiv8" {  } { { "clkdiv8.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/clkdiv8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621665168480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621665168480 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WaveformGenFreqSelec " "Elaborating entity \"WaveformGenFreqSelec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621665168787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv8 clkdiv8:inst3 " "Elaborating entity \"clkdiv8\" for hierarchy \"clkdiv8:inst3\"" {  } { { "WaveformGenFreqSelec.bdf" "inst3" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/WaveformGenFreqSelec.bdf" { { 496 424 592 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621665168878 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clkdiv8.v(5) " "Verilog HDL Conditional Statement error at clkdiv8.v(5): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clkdiv8.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/clkdiv8.v" 5 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1621665168879 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clkdiv8:inst3 " "Can't elaborate user hierarchy \"clkdiv8:inst3\"" {  } { { "WaveformGenFreqSelec.bdf" "inst3" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab3_2/WaveformGenFreqSelec.bdf" { { 496 424 592 608 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621665168882 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621665169151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 11:02:49 2021 " "Processing ended: Sat May 22 11:02:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621665169151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621665169151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621665169151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621665169151 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621665169873 ""}
