INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fdingad/Desktop/3-vec/RV32i/RV32i.srcs/sources_1/new/Branch_Target_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Target_Buffer
