vendor_name = ModelSim
source_file = 1, D:/Quartus_prac/4BIT_1/Full_subtractor/Testbench.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/Full_subtractor/Gates.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/Full_subtractor/DUT.vhdl
source_file = 1, D:/Quartus_prac/4BIT_1/Full_subtractor/Full_subtractor.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Quartus_prac/4BIT_1/Full_subtractor/db/Full_subtractor.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[2]~I\, input_vector[2], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \add_instance|OR1|Y\, add_instance|OR1|Y, DUT, 1
instance = comp, \add_instance|HS2|D\, add_instance|HS2|D, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
