Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA_xilinx_vivado_newversion/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mnist_behav xil_defaultlib.tb_mnist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'output_data' [D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/sim/tb_mnist.v:80]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'output_data' [D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/mnist.v:285]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/mnist.v" Line 5. Module mnist doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/layer1.v" Line 3. Module layer1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_0.mif",WEIGHT_FILE="w_1_0.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=0,WEIGHT_FILE="w_1_0.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=1,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_1.mif",WEIGHT_FILE="w_1_1.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=1,WEIGHT_FILE="w_1_1.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=2,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_2.mif",WEIGHT_FILE="w_1_2.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=2,WEIGHT_FILE="w_1_2.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=3,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_3.mif",WEIGHT_FILE="w_1_3.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=3,WEIGHT_FILE="w_1_3.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=4,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_4.mif",WEIGHT_FILE="w_1_4.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=4,WEIGHT_FILE="w_1_4.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=5,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_5.mif",WEIGHT_FILE="w_1_5.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,WEIGHT_FILE="w_1_5.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=6,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_6.mif",WEIGHT_FILE="w_1_6.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=6,WEIGHT_FILE="w_1_6.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=7,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_7.mif",WEIGHT_FILE="w_1_7.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=7,WEIGHT_FILE="w_1_7.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=8,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_8.mif",WEIGHT_FILE="w_1_8.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=8,WEIGHT_FILE="w_1_8.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=9,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_9.mif",WEIGHT_FILE="w_1_9.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=9,WEIGHT_FILE="w_1_9.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=10,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_10.mif",WEIGHT_FILE="w_1_10.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=10,WEIGHT_FILE="w_1_10.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=11,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_11.mif",WEIGHT_FILE="w_1_11.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=11,WEIGHT_FILE="w_1_11.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=12,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_12.mif",WEIGHT_FILE="w_1_12.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=12,WEIGHT_FILE="w_1_12.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=13,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_13.mif",WEIGHT_FILE="w_1_13.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=13,WEIGHT_FILE="w_1_13.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=14,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_14.mif",WEIGHT_FILE="w_1_14.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=14,WEIGHT_FILE="w_1_14.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=15,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_15.mif",WEIGHT_FILE="w_1_15.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=16,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_16.mif",WEIGHT_FILE="w_1_16.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=16,WEIGHT_FILE="w_1_16.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=17,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_17.mif",WEIGHT_FILE="w_1_17.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=17,WEIGHT_FILE="w_1_17.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=18,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_18.mif",WEIGHT_FILE="w_1_18.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=18,WEIGHT_FILE="w_1_18.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=19,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_19.mif",WEIGHT_FILE="w_1_19.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=19,WEIGHT_FILE="w_1_19.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=20,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_20.mif",WEIGHT_FILE="w_1_20.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=20,WEIGHT_FILE="w_1_20.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=21,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_21.mif",WEIGHT_FILE="w_1_21.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=21,WEIGHT_FILE="w_1_21.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=22,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_22.mif",WEIGHT_FILE="w_1_22.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=22,WEIGHT_FILE="w_1_22.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=23,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_23.mif",WEIGHT_FILE="w_1_23.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=23,WEIGHT_FILE="w_1_23.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=24,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_24.mif",WEIGHT_FILE="w_1_24.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=24,WEIGHT_FILE="w_1_24.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=25,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_25.mif",WEIGHT_FILE="w_1_25.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=25,WEIGHT_FILE="w_1_25.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=26,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_26.mif",WEIGHT_FILE="w_1_26.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=26,WEIGHT_FILE="w_1_26.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=27,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_27.mif",WEIGHT_FILE="w_1_27.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=27,WEIGHT_FILE="w_1_27.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=28,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_28.mif",WEIGHT_FILE="w_1_28.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=28,WEIGHT_FILE="w_1_28.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=1,NEURON_NO=29,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_1_29.mif",WEIGHT_FILE="w_1_29.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=784,NEURON_NO=29,WEIGHT_FILE="w_1_29.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/layer2.v" Line 2. Module layer2(WEIGHT_NUM=30) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=2,WEIGHT_NUM=30,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_2_0.mif",WEIGHT_FILE="w_2_0.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=30,NEURON_NO=0,LAYER_NO=2,ADDR_WIDTH=5,WEIGHT_FILE="w_2_0.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=2,NEURON_NO=1,WEIGHT_NUM=30,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_2_1.mif",WEIGHT_FILE="w_2_1.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/weight_memory.v" Line 3. Module weight_memory(WEIGHT_NUM=30,NEURON_NO=1,LAYER_NO=2,ADDR_WIDTH=5,WEIGHT_FILE="w_2_1.mif") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/relu.v" Line 1. Module relu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/xilinx_FPGA_prj/my_fpga_prj/nn_pretrain/rtl/neuron.v" Line 3. Module neuron(LAYER_NO=2,NEURON_NO=2,WEIGHT_NUM=30,SIGMOID_SIZE=10,ACT_TYPE="relu",BIAS_FILE="b_2_2.mif",WEIGHT_FILE="w_2_2.mif") doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron(LAYER_NO=1,SIGMOID_SIZE=1...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=1,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=2,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=3,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=4,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,WEI...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=5,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=6,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=7,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=8,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=9,SI...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=10,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=11,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=12,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=13,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=14,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=15,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=16,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=17,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=18,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=19,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=20,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=21,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=22,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=23,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=24,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=25,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=26,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=27,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=28,S...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=784,NEU...
Compiling module xil_defaultlib.neuron(LAYER_NO=1,NEURON_NO=29,S...
Compiling module xil_defaultlib.layer1
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,WEIGHT_NUM=30,...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=1,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=2,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=3,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=4,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,LAYE...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=5,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=6,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=7,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=8,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=9,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=10,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=11,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=12,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=13,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=14,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=15,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=16,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=17,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=18,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=19,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=20,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=21,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=22,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=23,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=24,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=25,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=26,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=27,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=28,W...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=2,NEURON_NO=29,W...
Compiling module xil_defaultlib.layer2(WEIGHT_NUM=30)
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,WEIGHT_NUM=30,...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=1,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=2,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=3,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=4,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,LAYE...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=5,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=6,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=7,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=8,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=30,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=3,NEURON_NO=9,WE...
Compiling module xil_defaultlib.layer3(NEURON_NUM=10,WEIGHT_NUM=...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,WEIGHT_NUM=10,...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=1,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=2,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=3,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=4,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,LAYE...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=5,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=6,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=7,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=8,WE...
Compiling module xil_defaultlib.weight_memory(WEIGHT_NUM=10,NEUR...
Compiling module xil_defaultlib.neuron(LAYER_NO=4,NEURON_NO=9,WE...
Compiling module xil_defaultlib.layer4(NEURON_NUM=10,WEIGHT_NUM=...
Compiling module xil_defaultlib.maxfinder
Compiling module xil_defaultlib.mnist
Compiling module xil_defaultlib.tb_mnist
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mnist_behav
