/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */
module ALU(A, B, ALUOp, Result);
  wire [31:0] _00_;
  wire [31:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  input [31:0] A;
  wire [31:0] A;
  input [1:0] ALUOp;
  wire [1:0] ALUOp;
  input [31:0] B;
  wire [31:0] B;
  output [31:0] Result;
  wire [31:0] Result;
  assign _00_ = A +  B;
  assign _01_ = A &  B;
  assign _02_ = ALUOp ==  2'h1;
  assign _03_ = ALUOp ==  2'h2;
  assign _04_ = !  ALUOp;
  assign _05_ = A %  B;
  assign _06_ = _03_ ?  _01_ : _05_;
  assign _07_ = _02_ ?  _08_ : _06_;
  assign Result = _04_ ?  _00_ : _07_;
  assign _08_ = A -  B;
endmodule
