{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 13:16:55 2021 " "Info: Processing started: Thu Jun 03 13:16:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } } { "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/softwares/programfiles/quartus222/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block4:inst14\|74168:inst\|49 register Block4:inst14\|74168:inst1\|29 139.12 MHz 7.188 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 139.12 MHz between source register \"Block4:inst14\|74168:inst\|49\" and destination register \"Block4:inst14\|74168:inst1\|29\" (period= 7.188 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.792 ns + Longest register register " "Info: + Longest register to register delay is 6.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block4:inst14\|74168:inst\|49 1 REG LCFF_X21_Y15_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 5; REG Node = 'Block4:inst14\|74168:inst\|49'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block4:inst14|74168:inst|49 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.370 ns) 1.881 ns Block4:inst14\|74168:inst\|78~0 2 COMB LCCOMB_X22_Y14_N2 8 " "Info: 2: + IC(1.511 ns) + CELL(0.370 ns) = 1.881 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 8; COMB Node = 'Block4:inst14\|74168:inst\|78~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { Block4:inst14|74168:inst|49 Block4:inst14|74168:inst|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.206 ns) 3.557 ns Block4:inst14\|74168:inst1\|26~3 3 COMB LCCOMB_X26_Y15_N4 1 " "Info: 3: + IC(1.470 ns) + CELL(0.206 ns) = 3.557 ns; Loc. = LCCOMB_X26_Y15_N4; Fanout = 1; COMB Node = 'Block4:inst14\|74168:inst1\|26~3'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { Block4:inst14|74168:inst|78~0 Block4:inst14|74168:inst1|26~3 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 432 968 1032 472 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.319 ns) 4.237 ns Block4:inst14\|74168:inst1\|32~0 4 COMB LCCOMB_X26_Y15_N6 1 " "Info: 4: + IC(0.361 ns) + CELL(0.319 ns) = 4.237 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 1; COMB Node = 'Block4:inst14\|74168:inst1\|32~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Block4:inst14|74168:inst1|26~3 Block4:inst14|74168:inst1|32~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1168 1232 456 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.095 ns) + CELL(0.460 ns) 6.792 ns Block4:inst14\|74168:inst1\|29 5 REG LCFF_X2_Y16_N25 6 " "Info: 5: + IC(2.095 ns) + CELL(0.460 ns) = 6.792 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 19.95 % ) " "Info: Total cell delay = 1.355 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 80.05 % ) " "Info: Total interconnect delay = 5.437 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { Block4:inst14|74168:inst|49 Block4:inst14|74168:inst|78~0 Block4:inst14|74168:inst1|26~3 Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { Block4:inst14|74168:inst|49 {} Block4:inst14|74168:inst|78~0 {} Block4:inst14|74168:inst1|26~3 {} Block4:inst14|74168:inst1|32~0 {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 1.511ns 1.470ns 0.361ns 2.095ns } { 0.000ns 0.370ns 0.206ns 0.319ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.132 ns - Smallest " "Info: - Smallest clock skew is -0.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.942 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns CLK 1 CLK PIN_3 18 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.666 ns) 3.942 ns Block4:inst14\|74168:inst1\|29 2 REG LCFF_X2_Y16_N25 6 " "Info: 2: + IC(2.251 ns) + CELL(0.666 ns) = 3.942 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 42.90 % ) " "Info: Total cell delay = 1.691 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 57.10 % ) " "Info: Total interconnect delay = 2.251 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.074 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns CLK 1 CLK PIN_3 18 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.666 ns) 4.074 ns Block4:inst14\|74168:inst\|49 2 REG LCFF_X21_Y15_N3 5 " "Info: 2: + IC(2.383 ns) + CELL(0.666 ns) = 4.074 ns; Loc. = LCFF_X21_Y15_N3; Fanout = 5; REG Node = 'Block4:inst14\|74168:inst\|49'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { CLK Block4:inst14|74168:inst|49 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 41.51 % ) " "Info: Total cell delay = 1.691 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 58.49 % ) " "Info: Total interconnect delay = 2.383 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { CLK Block4:inst14|74168:inst|49 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst|49 {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { CLK Block4:inst14|74168:inst|49 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst|49 {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 680 1264 1328 760 "49" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { Block4:inst14|74168:inst|49 Block4:inst14|74168:inst|78~0 Block4:inst14|74168:inst1|26~3 Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { Block4:inst14|74168:inst|49 {} Block4:inst14|74168:inst|78~0 {} Block4:inst14|74168:inst1|26~3 {} Block4:inst14|74168:inst1|32~0 {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 1.511ns 1.470ns 0.361ns 2.095ns } { 0.000ns 0.370ns 0.206ns 0.319ns 0.460ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { CLK Block4:inst14|74168:inst|49 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.074 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst|49 {} } { 0.000ns 0.000ns 2.383ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst14\|74168:inst1\|29 P CLK 9.736 ns register " "Info: tsu for register \"Block4:inst14\|74168:inst1\|29\" (data pin = \"P\", clock pin = \"CLK\") is 9.736 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.718 ns + Longest pin register " "Info: + Longest pin to register delay is 13.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns P 1 PIN PIN_4 14 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 14; PIN Node = 'P'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 136 352 520 152 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.783 ns) + CELL(0.529 ns) 8.327 ns Block4:inst15\|74168:inst\|78~0 2 COMB LCCOMB_X22_Y14_N24 7 " "Info: 2: + IC(6.783 ns) + CELL(0.529 ns) = 8.327 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 7; COMB Node = 'Block4:inst15\|74168:inst\|78~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.312 ns" { P Block4:inst15|74168:inst|78~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 1104 560 624 1208 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 9.082 ns Block4:inst15\|inst3 3 COMB LCCOMB_X22_Y14_N10 8 " "Info: 3: + IC(0.385 ns) + CELL(0.370 ns) = 9.082 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 8; COMB Node = 'Block4:inst15\|inst3'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Block4:inst15|74168:inst|78~0 Block4:inst15|inst3 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/Block4.bdf" { { 120 536 600 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.624 ns) 11.163 ns Block4:inst14\|74168:inst1\|32~0 4 COMB LCCOMB_X26_Y15_N6 1 " "Info: 4: + IC(1.457 ns) + CELL(0.624 ns) = 11.163 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 1; COMB Node = 'Block4:inst14\|74168:inst1\|32~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { Block4:inst15|inst3 Block4:inst14|74168:inst1|32~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1168 1232 456 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.095 ns) + CELL(0.460 ns) 13.718 ns Block4:inst14\|74168:inst1\|29 5 REG LCFF_X2_Y16_N25 6 " "Info: 5: + IC(2.095 ns) + CELL(0.460 ns) = 13.718 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 21.85 % ) " "Info: Total cell delay = 2.998 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.720 ns ( 78.15 % ) " "Info: Total interconnect delay = 10.720 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "13.718 ns" { P Block4:inst15|74168:inst|78~0 Block4:inst15|inst3 Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "13.718 ns" { P {} P~combout {} Block4:inst15|74168:inst|78~0 {} Block4:inst15|inst3 {} Block4:inst14|74168:inst1|32~0 {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 6.783ns 0.385ns 1.457ns 2.095ns } { 0.000ns 1.015ns 0.529ns 0.370ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.942 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns CLK 1 CLK PIN_3 18 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.666 ns) 3.942 ns Block4:inst14\|74168:inst1\|29 2 REG LCFF_X2_Y16_N25 6 " "Info: 2: + IC(2.251 ns) + CELL(0.666 ns) = 3.942 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 42.90 % ) " "Info: Total cell delay = 1.691 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 57.10 % ) " "Info: Total interconnect delay = 2.251 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "13.718 ns" { P Block4:inst15|74168:inst|78~0 Block4:inst15|inst3 Block4:inst14|74168:inst1|32~0 Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "13.718 ns" { P {} P~combout {} Block4:inst15|74168:inst|78~0 {} Block4:inst15|inst3 {} Block4:inst14|74168:inst1|32~0 {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 6.783ns 0.385ns 1.457ns 2.095ns } { 0.000ns 1.015ns 0.529ns 0.370ns 0.624ns 0.460ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK poutputlo Block4:inst14\|74168:inst1\|29 12.561 ns register " "Info: tco from clock \"CLK\" to destination pin \"poutputlo\" through register \"Block4:inst14\|74168:inst1\|29\" is 12.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.942 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns CLK 1 CLK PIN_3 18 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.666 ns) 3.942 ns Block4:inst14\|74168:inst1\|29 2 REG LCFF_X2_Y16_N25 6 " "Info: 2: + IC(2.251 ns) + CELL(0.666 ns) = 3.942 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 42.90 % ) " "Info: Total cell delay = 1.691 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.251 ns ( 57.10 % ) " "Info: Total interconnect delay = 2.251 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.315 ns + Longest register pin " "Info: + Longest register to pin delay is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block4:inst14\|74168:inst1\|29 1 REG LCFF_X2_Y16_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 6; REG Node = 'Block4:inst14\|74168:inst1\|29'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 416 1264 1328 496 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.206 ns) 2.757 ns Block4:inst14\|inst3~0 2 COMB LCCOMB_X22_Y14_N18 2 " "Info: 2: + IC(2.551 ns) + CELL(0.206 ns) = 2.757 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 2; COMB Node = 'Block4:inst14\|inst3~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { Block4:inst14|74168:inst1|29 Block4:inst14|inst3~0 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/Block4.bdf" { { 120 536 600 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.348 ns Block4:inst14\|inst3 3 COMB LCCOMB_X22_Y14_N12 9 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 3.348 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 9; COMB Node = 'Block4:inst14\|inst3'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Block4:inst14|inst3~0 Block4:inst14|inst3 } "NODE_NAME" } } { "Block4.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/Block4.bdf" { { 120 536 600 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(3.256 ns) 8.315 ns poutputlo 4 PIN PIN_173 0 " "Info: 4: + IC(1.711 ns) + CELL(3.256 ns) = 8.315 ns; Loc. = PIN_173; Fanout = 0; PIN Node = 'poutputlo'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { Block4:inst14|inst3 poutputlo } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { -384 896 1072 -368 "poutputlo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.668 ns ( 44.11 % ) " "Info: Total cell delay = 3.668 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.647 ns ( 55.89 % ) " "Info: Total interconnect delay = 4.647 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { Block4:inst14|74168:inst1|29 Block4:inst14|inst3~0 Block4:inst14|inst3 poutputlo } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { Block4:inst14|74168:inst1|29 {} Block4:inst14|inst3~0 {} Block4:inst14|inst3 {} poutputlo {} } { 0.000ns 2.551ns 0.385ns 1.711ns } { 0.000ns 0.206ns 0.206ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { CLK Block4:inst14|74168:inst1|29 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst1|29 {} } { 0.000ns 0.000ns 2.251ns } { 0.000ns 1.025ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { Block4:inst14|74168:inst1|29 Block4:inst14|inst3~0 Block4:inst14|inst3 poutputlo } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { Block4:inst14|74168:inst1|29 {} Block4:inst14|inst3~0 {} Block4:inst14|inst3 {} poutputlo {} } { 0.000ns 2.551ns 0.385ns 1.711ns } { 0.000ns 0.206ns 0.206ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "P ARED 15.263 ns Longest " "Info: Longest tpd from source pin \"P\" to destination pin \"ARED\" is 15.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns P 1 PIN PIN_4 14 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 14; PIN Node = 'P'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 136 352 520 152 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.843 ns) + CELL(0.537 ns) 8.395 ns inst29~0 2 COMB LCCOMB_X22_Y15_N2 1 " "Info: 2: + IC(6.843 ns) + CELL(0.537 ns) = 8.395 ns; Loc. = LCCOMB_X22_Y15_N2; Fanout = 1; COMB Node = 'inst29~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { P inst29~0 } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { -216 1064 1128 -168 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.572 ns) + CELL(3.296 ns) 15.263 ns ARED 3 PIN PIN_61 0 " "Info: 3: + IC(3.572 ns) + CELL(3.296 ns) = 15.263 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'ARED'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "6.868 ns" { inst29~0 ARED } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { -216 1192 1368 -200 "ARED" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.848 ns ( 31.76 % ) " "Info: Total cell delay = 4.848 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.415 ns ( 68.24 % ) " "Info: Total interconnect delay = 10.415 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "15.263 ns" { P inst29~0 ARED } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "15.263 ns" { P {} P~combout {} inst29~0 {} ARED {} } { 0.000ns 0.000ns 6.843ns 3.572ns } { 0.000ns 1.015ns 0.537ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst14\|74168:inst\|3 P CLK -4.139 ns register " "Info: th for register \"Block4:inst14\|74168:inst\|3\" (data pin = \"P\", clock pin = \"CLK\") is -4.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.085 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns CLK 1 CLK PIN_3 18 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 18; CLK Node = 'CLK'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 120 352 520 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.666 ns) 4.085 ns Block4:inst14\|74168:inst\|3 2 REG LCFF_X22_Y14_N9 5 " "Info: 2: + IC(2.394 ns) + CELL(0.666 ns) = 4.085 ns; Loc. = LCFF_X22_Y14_N9; Fanout = 5; REG Node = 'Block4:inst14\|74168:inst\|3'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { CLK Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 41.40 % ) " "Info: Total cell delay = 1.691 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 58.60 % ) " "Info: Total interconnect delay = 2.394 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.085 ns" { CLK Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.085 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst|3 {} } { 0.000ns 0.000ns 2.394ns } { 0.000ns 1.025ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.530 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns P 1 PIN PIN_4 14 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 14; PIN Node = 'P'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "light.bdf" "" { Schematic "C:/Users/asus/Desktop/light1/light1/light.bdf" { { 136 352 520 152 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.783 ns) + CELL(0.624 ns) 8.422 ns Block4:inst14\|74168:inst\|4~0 2 COMB LCCOMB_X22_Y14_N8 1 " "Info: 2: + IC(6.783 ns) + CELL(0.624 ns) = 8.422 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'Block4:inst14\|74168:inst\|4~0'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "7.407 ns" { P Block4:inst14|74168:inst|4~0 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1168 1232 72 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.530 ns Block4:inst14\|74168:inst\|3 3 REG LCFF_X22_Y14_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.530 ns; Loc. = LCFF_X22_Y14_N9; Fanout = 5; REG Node = 'Block4:inst14\|74168:inst\|3'" {  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Block4:inst14|74168:inst|4~0 Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "74168.bdf" "" { Schematic "d:/softwares/programfiles/quartus222/quartus/libraries/others/maxplus2/74168.bdf" { { 32 1264 1328 112 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 20.48 % ) " "Info: Total cell delay = 1.747 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.783 ns ( 79.52 % ) " "Info: Total interconnect delay = 6.783 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.530 ns" { P Block4:inst14|74168:inst|4~0 Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.530 ns" { P {} P~combout {} Block4:inst14|74168:inst|4~0 {} Block4:inst14|74168:inst|3 {} } { 0.000ns 0.000ns 6.783ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "Quartus II" 0 -1}  } { { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "4.085 ns" { CLK Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "4.085 ns" { CLK {} CLK~combout {} Block4:inst14|74168:inst|3 {} } { 0.000ns 0.000ns 2.394ns } { 0.000ns 1.025ns 0.666ns } "" } } { "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/programfiles/quartus222/quartus/bin/TimingClosureFloorplan.fld" "" "8.530 ns" { P Block4:inst14|74168:inst|4~0 Block4:inst14|74168:inst|3 } "NODE_NAME" } } { "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/softwares/programfiles/quartus222/quartus/bin/Technology_Viewer.qrui" "8.530 ns" { P {} P~combout {} Block4:inst14|74168:inst|4~0 {} Block4:inst14|74168:inst|3 {} } { 0.000ns 0.000ns 6.783ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "Quartus II" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 13:16:55 2021 " "Info: Processing ended: Thu Jun 03 13:16:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1}
