Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.47 secs
 
--> Reading design: CTL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CTL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CTL"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : CTL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL.vhd" in Library work.
Entity <CTL> compiled.
Entity <CTL> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CTL> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CTL> in library <work> (Architecture <Behavioral>).
Entity <CTL> analyzed. Unit <CTL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CTL>.
    Related source file is "E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL.vhd".
WARNING:Xst:737 - Found 7-bit latch for signal <val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <op>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <CTL> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 2-bit latch                                           : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 2-bit latch                                           : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <val_2> in Unit <CTL> is equivalent to the following FF/Latch, which will be removed : <val_3> 

Optimizing unit <CTL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CTL, actual ratio is 0.
Latch val_2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CTL.ngr
Top Level Output File Name         : CTL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 16
#      GND                         : 1
#      LUT2                        : 5
#      LUT3                        : 1
#      LUT4                        : 6
#      MUXF5                       : 3
# FlipFlops/Latches                : 9
#      LD                          : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                        8  out of   4656     0%  
 Number of Slice Flip Flops:              2  out of   9312     0%  
 Number of 4 input LUTs:                 12  out of   9312     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
I_CTL_T                            | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.851ns (Maximum Frequency: 540.263MHz)
   Minimum input arrival time before clock: 5.239ns
   Maximum output required time after clock: 4.137ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I_CTL_T'
  Clock period: 1.851ns (frequency: 540.263MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.851ns (Levels of Logic = 1)
  Source:            op_0 (LATCH)
  Destination:       op_0 (LATCH)
  Source Clock:      I_CTL_T falling
  Destination Clock: I_CTL_T falling

  Data Path: op_0 to op_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.383  op_0 (op_0)
     LUT4:I3->O            1   0.612   0.000  op_mux0001<1>2 (op_mux0001<1>)
     LD:D                      0.268          op_0
    ----------------------------------------
    Total                      1.851ns (1.468ns logic, 0.383ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_CTL_T'
  Total number of paths / destination ports: 77 / 9
-------------------------------------------------------------------------
Offset:              5.239ns (Levels of Logic = 5)
  Source:            I_CTL_INS<4> (PAD)
  Destination:       op_1 (LATCH)
  Destination Clock: I_CTL_T falling

  Data Path: I_CTL_INS<4> to op_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  I_CTL_INS_4_IBUF (I_CTL_INS_4_IBUF)
     LUT4:I0->O            1   0.612   0.000  op_mux0001<1>11 (op_mux0001<1>1)
     MUXF5:I0->O           4   0.278   0.568  op_mux0001<1>1_f5 (N2)
     LUT2:I1->O            2   0.612   0.532  val_mux0001<6>1 (val_mux0001<6>)
     LUT4:I0->O            1   0.612   0.000  op_mux0001<0> (op_mux0001<0>)
     LD:D                      0.268          op_1
    ----------------------------------------
    Total                      5.239ns (3.488ns logic, 1.751ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_CTL_T'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.137ns (Levels of Logic = 1)
  Source:            op_1 (LATCH)
  Destination:       O_CTL_ALUOp<1> (PAD)
  Source Clock:      I_CTL_T falling

  Data Path: op_1 to O_CTL_ALUOp<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.380  op_1 (op_1)
     OBUF:I->O                 3.169          O_CTL_ALUOp_1_OBUF (O_CTL_ALUOp<1>)
    ----------------------------------------
    Total                      4.137ns (3.757ns logic, 0.380ns route)
                                       (90.8% logic, 9.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.21 secs
 
--> 

Total memory usage is 4513592 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

