#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00747768 .scope module, "BancoPruebas" "BancoPruebas" 2 5;
 .timescale -9 -12;
v00793C50_0 .net "Clock", 0 0, v007935C8_0; 1 drivers
v00793CA8_0 .net "Reset", 0 0, v00793570_0; 1 drivers
v00793D00_0 .var "dataA", 31 0;
v00793D58_0 .var "dataB", 31 0;
v00793DB0_0 .net "oA_Sel", 0 0, v00793938_0; 1 drivers
v00793E08_0 .net "oAdd_Sel", 0 0, v00793990_0; 1 drivers
v00793E60_0 .net "oB_Sel", 0 0, v007939E8_0; 1 drivers
v00793EB8_0 .net "oProduct_Sel", 0 0, v00793A40_0; 1 drivers
v00793F10_0 .net "oShift", 0 0, v00793A98_0; 1 drivers
v00793F68_0 .net "product", 63 0, v00792F68_0; 1 drivers
v00793FC0_0 .net "wAck", 0 0, v00793518_0; 1 drivers
v00794018_0 .net "wValidData", 0 0, v007934C0_0; 1 drivers
v00794070_0 .net "wiLSB", 0 0, v00793410_0; 1 drivers
S_00748180 .scope module, "control1" "control_Machine" 2 12, 3 14, S_00747768;
 .timescale -9 -12;
v00793780_0 .alias "Clock", 0 0, v00793C50_0;
v007937D8_0 .alias "Reset", 0 0, v00793CA8_0;
v00793830_0 .alias "iAck", 0 0, v00793FC0_0;
v00793888_0 .alias "iLSB", 0 0, v00794070_0;
v007938E0_0 .alias "iValid_Data", 0 0, v00794018_0;
v00793938_0 .var "oA_Sel", 0 0;
v00793990_0 .var "oAdd_Sel", 0 0;
v007939E8_0 .var "oB_Sel", 0 0;
v00793A40_0 .var "oProduct_Sel", 0 0;
v00793A98_0 .var "oShift", 0 0;
v00793AF0_0 .var "rCountReset", 0 0;
v00793B48_0 .var "rCounter", 5 0;
v00793BA0_0 .var "rCurrentState", 1 0;
v00793BF8_0 .var "rNextState", 1 0;
E_0075F390/0 .event edge, v00793BA0_0, v007934C0_0, v00793410_0, v00793B48_0;
E_0075F390/1 .event edge, v00793518_0;
E_0075F390 .event/or E_0075F390/0, E_0075F390/1;
S_00747ED8 .scope module, "p1" "probador" 2 13, 4 1, S_00747768;
 .timescale -9 -12;
v00793620_0 .alias "acknowledge", 0 0, v00793FC0_0;
v00793678_0 .alias "clk", 0 0, v00793C50_0;
v007936D0_0 .alias "rst", 0 0, v00793CA8_0;
v00793728_0 .alias "validdata", 0 0, v00794018_0;
S_007480F8 .scope module, "r1" "reloj" 4 4, 4 10, S_00747ED8;
 .timescale -9 -12;
v007935C8_0 .var "clk", 0 0;
S_00748070 .scope module, "rs" "reset" 4 5, 4 26, S_00747ED8;
 .timescale -9 -12;
v00793570_0 .var "rst", 0 0;
S_00747FE8 .scope module, "a1" "ack" 4 6, 4 37, S_00747ED8;
 .timescale -9 -12;
v00793518_0 .var "acknowledge", 0 0;
S_00747F60 .scope module, "d1" "valid" 4 7, 4 49, S_00747ED8;
 .timescale -9 -12;
v007934C0_0 .var "validdata", 0 0;
S_00747658 .scope module, "data1" "DataPath" 2 15, 5 1, S_00747768;
 .timescale -9 -12;
v00792D00_0 .net "Add_Out", 63 0, v00760030_0; 1 drivers
v00792D58_0 .alias "Clock", 0 0, v00793C50_0;
v00792DB0_0 .net "Data_A", 31 0, v00793D00_0; 1 drivers
v00792E08_0 .net "Data_B", 31 0, v00793D58_0; 1 drivers
v00792E60_0 .net "Mux_A_Out", 31 0, v00792830_0; 1 drivers
v00792EB8_0 .net "Mux_B_Out", 31 0, v00792C50_0; 1 drivers
v00792F10_0 .net "Mux_Prod_Out", 63 0, v00792410_0; 1 drivers
v00792F68_0 .var "Prod", 63 0;
v00792FC0_0 .net "Product", 63 0, v007922B0_0; 1 drivers
v00793018_0 .net "Reg_A_Out", 31 0, v007926D0_0; 1 drivers
v00793070_0 .net "Reg_B_Out", 31 0, v00792AF0_0; 1 drivers
v007930C8_0 .alias "Reset", 0 0, v00793CA8_0;
v00793120_0 .alias "Shift_Enable", 0 0, v00793F10_0;
v00793178_0 .net "Shifted_A", 31 0, v00792570_0; 1 drivers
v00793200_0 .net "Shifted_B", 31 0, v00792990_0; 1 drivers
v00793258_0 .net "Sum_Prod", 63 0, v0074CB70_0; 1 drivers
v007932B0_0 .net *"_s10", 0 0, L_007940C8; 1 drivers
v00793308_0 .alias "a_sel", 0 0, v00793DB0_0;
v00793360_0 .net "add_sel", 0 0, C4<z>; 0 drivers
v007933B8_0 .alias "b_sel", 0 0, v00793E60_0;
v00793410_0 .var "oB_LSB", 0 0;
v00793468_0 .alias "prod_sel", 0 0, v00793EB8_0;
E_0070D188 .event edge, v007922B0_0;
E_0075F0F0 .event edge, L_007940C8;
L_007940C8 .part v00792AF0_0, 0, 1;
S_00747E50 .scope module, "Mux_B" "MUX" 5 25, 5 125, S_00747658;
 .timescale -9 -12;
P_0075F314 .param/l "SIZE" 5 125, +C4<0100000>;
v00792BA0_0 .alias "Data_A", 31 0, v00793200_0;
v00792BF8_0 .alias "Data_B", 31 0, v00792E08_0;
v00792C50_0 .var "Out", 31 0;
v00792CA8_0 .alias "Select", 0 0, v00793E60_0;
E_0075F410 .event edge, v00792CA8_0, v00792990_0, v00792BF8_0;
S_00747DC8 .scope module, "Reg_B" "FFD" 5 33, 5 145, S_00747658;
 .timescale -9 -12;
P_0075F3D4 .param/l "SIZE" 5 145, +C4<0100000>;
v007929E8_0 .alias "Clock", 0 0, v00793C50_0;
v00792A40_0 .alias "D", 31 0, v00792EB8_0;
v00792A98_0 .net "Enable", 0 0, C4<1>; 1 drivers
v00792AF0_0 .var "Q", 31 0;
v00792B48_0 .alias "Reset", 0 0, v00793CA8_0;
S_00747D40 .scope module, "Shift_B" "Shift_Register_Right" 5 43, 5 170, S_00747658;
 .timescale -9 -12;
v007928E0_0 .alias "Data", 31 0, v00793070_0;
v00792938_0 .alias "Enable", 0 0, v00793F10_0;
v00792990_0 .var "Shifted_Data", 31 0;
S_00747CB8 .scope module, "Mux_A" "MUX" 5 55, 5 125, S_00747658;
 .timescale -9 -12;
P_0075F334 .param/l "SIZE" 5 125, +C4<0100000>;
v00792780_0 .alias "Data_A", 31 0, v00793178_0;
v007927D8_0 .alias "Data_B", 31 0, v00792DB0_0;
v00792830_0 .var "Out", 31 0;
v00792888_0 .alias "Select", 0 0, v00793DB0_0;
E_0075F350 .event edge, v00792888_0, v00792570_0, v007927D8_0;
S_00747C30 .scope module, "Reg_A" "FFD" 5 63, 5 145, S_00747658;
 .timescale -9 -12;
P_0075F2D4 .param/l "SIZE" 5 145, +C4<0100000>;
v007925C8_0 .alias "Clock", 0 0, v00793C50_0;
v00792620_0 .alias "D", 31 0, v00792E60_0;
v00792678_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007926D0_0 .var "Q", 31 0;
v00792728_0 .alias "Reset", 0 0, v00793CA8_0;
S_00747BA8 .scope module, "Shift_A" "Shift_Register_Left" 5 73, 5 185, S_00747658;
 .timescale -9 -12;
v007924C0_0 .alias "Data", 31 0, v00793018_0;
v00792518_0 .alias "Enable", 0 0, v00793F10_0;
v00792570_0 .var "Shifted_Data", 31 0;
E_0075F290 .event edge, v00792518_0;
S_00747B20 .scope module, "Mux_Prod1" "MUX" 5 85, 5 125, S_00747658;
 .timescale -9 -12;
P_0075F214 .param/l "SIZE" 5 125, +C4<01000000>;
v00792360_0 .alias "Data_A", 63 0, v00793258_0;
v007923B8_0 .net "Data_B", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v00792410_0 .var "Out", 63 0;
v00792468_0 .alias "Select", 0 0, v00793EB8_0;
E_0075F230 .event edge, v00792468_0, v0074CB70_0, v007923B8_0;
S_00747A98 .scope module, "Reg_Prod" "FFD" 5 97, 5 145, S_00747658;
 .timescale -9 -12;
P_0075F1B4 .param/l "SIZE" 5 145, +C4<01000000>;
v00760088_0 .alias "Clock", 0 0, v00793C50_0;
v00792200_0 .alias "D", 63 0, v00792F10_0;
v00792258_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007922B0_0 .var "Q", 63 0;
v00792308_0 .alias "Reset", 0 0, v00793CA8_0;
E_0075F1D0 .event posedge, v00760088_0;
S_00747900 .scope module, "Adder_Prod" "ADDER" 5 106, 5 200, S_00747658;
 .timescale -9 -12;
v00750708_0 .alias "Data_A", 31 0, v00793018_0;
v00750760_0 .alias "Data_B", 63 0, v00793F68_0;
v00760030_0 .var "Result", 63 0;
E_0075F150 .event edge, v0074CAB8_0, v00750708_0;
S_00747548 .scope module, "Mux_Prod0" "MUX" 5 114, 5 125, S_00747658;
 .timescale -9 -12;
P_0075F114 .param/l "SIZE" 5 125, +C4<01000000>;
v0070D910_0 .alias "Data_A", 63 0, v00792D00_0;
v0074CAB8_0 .alias "Data_B", 63 0, v00793F68_0;
v0074CB70_0 .var "Out", 63 0;
v0074D470_0 .alias "Select", 0 0, v00793360_0;
E_0075F130 .event edge, v0074D470_0, v0070D910_0, v0074CAB8_0;
    .scope S_00748180;
T_0 ;
    %wait E_0075F1D0;
    %load/v 8, v007937D8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v00793BA0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00793AF0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00793BF8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00793BA0_0, 0, 8;
    %load/v 8, v00793AF0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v00793B48_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00793B48_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v00793B48_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00748180;
T_1 ;
    %wait E_0075F390;
    %load/v 8, v00793BA0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %set/v v00793BF8_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %set/v v00793AF0_0, 1, 1;
    %set/v v00793A98_0, 0, 1;
    %set/v v00793938_0, 0, 1;
    %set/v v007939E8_0, 0, 1;
    %set/v v00793A40_0, 0, 1;
    %set/v v00793990_0, 0, 1;
    %load/v 8, v007938E0_0, 1;
    %jmp/0xz  T_1.5, 8;
    %movi 8, 1, 2;
    %set/v v00793BF8_0, 8, 2;
    %set/v v00793AF0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v00793BF8_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %set/v v00793938_0, 1, 1;
    %set/v v007939E8_0, 1, 1;
    %set/v v00793A40_0, 1, 1;
    %load/v 8, v00793888_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v00793A98_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v00793A98_0, 1, 1;
    %set/v v00793990_0, 1, 1;
T_1.8 ;
    %load/v 8, v00793B48_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %movi 8, 1, 2;
    %set/v v00793BF8_0, 8, 2;
    %jmp T_1.10;
T_1.9 ;
    %movi 8, 2, 2;
    %set/v v00793BF8_0, 8, 2;
    %set/v v00793AF0_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v00793B48_0, 0, 6;
    %set/v v00793A98_0, 0, 1;
    %set/v v00793990_0, 0, 1;
    %load/v 8, v00793830_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v00793BF8_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %movi 8, 2, 2;
    %set/v v00793BF8_0, 8, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_007480F8;
T_2 ;
    %set/v v007935C8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_007480F8;
T_3 ;
    %delay 250000, 0;
    %set/v v007935C8_0, 1, 1;
    %delay 250000, 0;
    %set/v v007935C8_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00748070;
T_4 ;
    %set/v v00793570_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v00793570_0, 1;
    %inv 8, 1;
    %set/v v00793570_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v00793570_0, 1;
    %inv 8, 1;
    %set/v v00793570_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_00747FE8;
T_5 ;
    %set/v v00793518_0, 0, 1;
    %delay 25000000, 0;
    %load/v 8, v00793518_0, 1;
    %inv 8, 1;
    %set/v v00793518_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v00793518_0, 1;
    %inv 8, 1;
    %set/v v00793518_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_00747F60;
T_6 ;
    %set/v v007934C0_0, 0, 1;
    %delay 2500000, 0;
    %load/v 8, v007934C0_0, 1;
    %inv 8, 1;
    %set/v v007934C0_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v007934C0_0, 1;
    %inv 8, 1;
    %set/v v007934C0_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_00747E50;
T_7 ;
    %wait E_0075F410;
    %load/v 8, v00792CA8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v00792BA0_0, 32;
    %set/v v00792C50_0, 8, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00792CA8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v00792BF8_0, 32;
    %set/v v00792C50_0, 8, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00747DC8;
T_8 ;
    %wait E_0075F1D0;
    %load/v 8, v00792B48_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v00792AF0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00792A98_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v00792A40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00792AF0_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00747D40;
T_9 ;
    %wait E_0075F290;
    %load/v 8, v007928E0_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v00792990_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00747CB8;
T_10 ;
    %wait E_0075F350;
    %load/v 8, v00792888_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v00792780_0, 32;
    %set/v v00792830_0, 8, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00792888_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v007927D8_0, 32;
    %set/v v00792830_0, 8, 32;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00747C30;
T_11 ;
    %wait E_0075F1D0;
    %load/v 8, v00792728_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v007926D0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00792678_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v00792620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v007926D0_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00747BA8;
T_12 ;
    %wait E_0075F290;
    %load/v 8, v007924C0_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v00792570_0, 8, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00747B20;
T_13 ;
    %wait E_0075F230;
    %load/v 8, v00792468_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v00792360_0, 64;
    %set/v v00792410_0, 8, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v00792468_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_13.2, 4;
    %load/v 8, v007923B8_0, 64;
    %set/v v00792410_0, 8, 64;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00747A98;
T_14 ;
    %wait E_0075F1D0;
    %load/v 8, v00792308_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v007922B0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v00792258_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v00792200_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v007922B0_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00747900;
T_15 ;
    %wait E_0075F150;
    %load/v 8, v00750760_0, 64;
    %load/v 72, v00750708_0, 32;
    %mov 104, 0, 32;
    %add 8, 72, 64;
    %set/v v00760030_0, 8, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00747548;
T_16 ;
    %wait E_0075F130;
    %load/v 8, v0074D470_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/v 8, v0070D910_0, 64;
    %set/v v0074CB70_0, 8, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0074D470_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.2, 4;
    %load/v 8, v0074CAB8_0, 64;
    %set/v v0074CB70_0, 8, 64;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00747658;
T_17 ;
    %wait E_0075F0F0;
    %load/v 8, v00793070_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %set/v v00793410_0, 8, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00747658;
T_18 ;
    %wait E_0070D188;
    %load/v 8, v00792FC0_0, 64;
    %set/v v00792F68_0, 8, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00747768;
T_19 ;
    %movi 8, 10, 32;
    %set/v v00793D00_0, 8, 32;
    %end;
    .thread T_19;
    .scope S_00747768;
T_20 ;
    %movi 8, 349525, 32;
    %set/v v00793D58_0, 8, 32;
    %end;
    .thread T_20;
    .scope S_00747768;
T_21 ;
    %vpi_call 2 22 "$dumpfile", "signals.vcd";
    %vpi_call 2 23 "$dumpvars";
    %delay 35000000, 0;
    %vpi_call 2 25 "$display", "Test finished";
    %vpi_call 2 26 "$finish";
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
    "./DataPath.v";
