Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:29:05 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : memset
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.067ns (51.538%)  route 0.063ns (48.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      0.689ns (routing 0.130ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.149ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.689     1.097    clk_IBUF_BUFG
    SLICE_X51Y159                                                     r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y159        FDRE (Prop_FDRE_C_Q)         0.052     1.149 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, routed)          0.048     1.197    cur_state[3]
    SLICE_X51Y159                                                     r  FSM_sequential_cur_state[3]_i_2/I0
    SLICE_X51Y159        LUT4 (Prop_LUT4_I0_O)        0.015     1.212 r  FSM_sequential_cur_state[3]_i_2/O
                         net (fo=1, routed)           0.015     1.227    n_2_FSM_sequential_cur_state[3]_i_2
    SLICE_X51Y159        FDRE                                         r  FSM_sequential_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.806     1.468    clk_IBUF_BUFG
    SLICE_X51Y159                                                     r  FSM_sequential_cur_state_reg[3]/C
                         clock pessimism             -0.371     1.097    
    SLICE_X51Y159        FDRE (Hold_FDRE_C_D)         0.056     1.153    FSM_sequential_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.067ns (43.507%)  route 0.087ns (56.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.475ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.693ns (routing 0.130ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.149ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.693     1.101    clk_IBUF_BUFG
    SLICE_X50Y158                                                     r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y158        FDRE (Prop_FDRE_C_Q)         0.052     1.153 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.075     1.228    cur_state[2]
    SLICE_X51Y158                                                     r  FSM_sequential_cur_state[1]_i_1/I2
    SLICE_X51Y158        LUT5 (Prop_LUT5_I2_O)        0.015     1.243 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.012     1.255    n_2_FSM_sequential_cur_state[1]_i_1
    SLICE_X51Y158        FDRE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.813     1.475    clk_IBUF_BUFG
    SLICE_X51Y158                                                     r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.352     1.123    
    SLICE_X51Y158        FDRE (Hold_FDRE_C_D)         0.056     1.179    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.151ns (92.638%)  route 0.012ns (7.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_3_3/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_3_3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.151     1.402 r  memtroll/_str/mem_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           0.012     1.414    memtroll/_str/q_a0[3]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[3]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.082ns (56.164%)  route 0.064ns (43.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      0.689ns (routing 0.130ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.149ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.689     1.097    clk_IBUF_BUFG
    SLICE_X51Y159                                                     r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y159        FDRE (Prop_FDRE_C_Q)         0.052     1.149 f  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, routed)          0.048     1.197    cur_state[3]
    SLICE_X51Y159                                                     f  FSM_sequential_cur_state[0]_i_1/I3
    SLICE_X51Y159        LUT6 (Prop_LUT6_I3_O)        0.030     1.227 r  FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.016     1.243    n_2_FSM_sequential_cur_state[0]_i_1
    SLICE_X51Y159        FDRE                                         r  FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.806     1.468    clk_IBUF_BUFG
    SLICE_X51Y159                                                     r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.371     1.097    
    SLICE_X51Y159        FDRE (Hold_FDRE_C_D)         0.056     1.153    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_5_5/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.151ns (90.964%)  route 0.015ns (9.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_5_5/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.151     1.402 r  memtroll/_str/mem_reg_0_31_5_5/SP/O
                         net (fo=1, routed)           0.015     1.417    memtroll/_str/q_a0[5]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[5]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_7_7/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.150ns (90.361%)  route 0.016ns (9.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_7_7/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_7_7/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.150     1.401 r  memtroll/_str/mem_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           0.016     1.417    memtroll/_str/q_a0[7]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[7]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.156ns (93.413%)  route 0.011ns (6.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_6_6/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_6_6/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.156     1.407 r  memtroll/_str/mem_reg_0_31_6_6/SP/O
                         net (fo=1, routed)           0.011     1.418    memtroll/_str/q_a0[6]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[6]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.152ns (90.476%)  route 0.016ns (9.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.149ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_0_0/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.152     1.403 r  memtroll/_str/mem_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.016     1.419    memtroll/_str/q_a0[0]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.976     1.638    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[0]/C
                         clock pessimism             -0.369     1.269    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.325    memtroll/_str/q_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.157ns (91.813%)  route 0.014ns (8.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_2_2/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.157     1.408 r  memtroll/_str/mem_reg_0_31_2_2/SP/O
                         net (fo=1, routed)           0.014     1.422    memtroll/_str/q_a0[2]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[2]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.158ns (92.398%)  route 0.013ns (7.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.843ns (routing 0.130ns, distribution 0.713ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.149ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.381    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.408 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.843     1.251    memtroll/_str/mem_reg_0_31_4_4/WCLK
    SLICE_X26Y202                                                     r  memtroll/_str/mem_reg_0_31_4_4/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y202        RAMS32 (Prop_RAMS32_CLK_O)
                                                      0.158     1.409 r  memtroll/_str/mem_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.013     1.422    memtroll/_str/q_a0[4]
    SLICE_X26Y202        FDRE                                         r  memtroll/_str/q_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                                                                r  clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    clk_IBUF_inst/OUT
    G9                                                                r  clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.631    clk_IBUF
    BUFGCE_X1Y48                                                      r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.662 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=87, routed)          0.978     1.640    memtroll/_str/clk_IBUF_BUFG
    SLICE_X26Y202                                                     r  memtroll/_str/q_a_reg[4]/C
                         clock pessimism             -0.369     1.271    
    SLICE_X26Y202        FDRE (Hold_FDRE_C_D)         0.056     1.327    memtroll/_str/q_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.095    




