{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered-doc",
	"source": "covered",
	"version": "0.7.10-7",
	"section": "doc",
	"priority": "optional",
	"architecture": "all",
	"installedSize": 2440,
	"maintainer": "Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>",
	"description": "Verilog code coverage analysis tool - documentation",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/main/c/covered/covered-doc_0.7.10-7_all.deb",
	"size": 1690068,
	"md5": "9e41bae653960bbacf97584e415413a6",
	"sha256": "9bd87dfb59e30b9231110771280ecb1f900c272c7365761c1ac50e205f48e4b2",
	"descriptionMd5": "33a78d25d4b98a5abc59af174252bf4d"
}