

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:13:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   97|   97|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_val_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'max_val_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 21 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_output_0_01_loc = alloca i64 1"   --->   Operation 22 'alloca' 'layer2_output_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_output_1_02_loc = alloca i64 1"   --->   Operation 23 'alloca' 'layer2_output_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_output_2_03_loc = alloca i64 1"   --->   Operation 24 'alloca' 'layer2_output_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:52]   --->   Operation 25 'alloca' 'layer1_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%input_r_load = load i2 %input_r_addr"   --->   Operation 27 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 28 [1/2] (2.15ns)   --->   "%input_r_load = load i2 %input_r_addr"   --->   Operation 28 'load' 'input_r_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 1"   --->   Operation 29 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.15ns)   --->   "%input_r_load_1 = load i2 %input_r_addr_1"   --->   Operation 30 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 31 [1/2] (2.15ns)   --->   "%input_r_load_1 = load i2 %input_r_addr_1"   --->   Operation 31 'load' 'input_r_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 2"   --->   Operation 32 'getelementptr' 'input_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.15ns)   --->   "%input_r_load_2 = load i2 %input_r_addr_2"   --->   Operation 33 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 34 [1/2] (2.15ns)   --->   "%input_r_load_2 = load i2 %input_r_addr_2"   --->   Operation 34 'load' 'input_r_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 3"   --->   Operation 35 'getelementptr' 'input_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.15ns)   --->   "%input_r_load_3 = load i2 %input_r_addr_3"   --->   Operation 36 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 37 [1/2] (2.15ns)   --->   "%input_r_load_3 = load i2 %input_r_addr_3"   --->   Operation 37 'load' 'input_r_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i15 %layer1_output, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_56_1, i16 %input_r_load, i16 %input_r_load_1, i16 %input_r_load_2, i16 %input_r_load_3, i15 %layer1_output, i9 %layer1_weights_0, i9 %layer1_weights_1, i9 %layer1_weights_2, i9 %layer1_weights_3, i7 %layer1_bias"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr"   --->   Operation 41 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%layer1_output_addr_1 = getelementptr i15 %layer1_output, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'layer1_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [2/2] (2.15ns)   --->   "%layer1_output_load_1 = load i3 %layer1_output_addr_1"   --->   Operation 43 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 44 [1/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr"   --->   Operation 44 'load' 'layer1_output_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 45 [1/2] (2.15ns)   --->   "%layer1_output_load_1 = load i3 %layer1_output_addr_1"   --->   Operation 45 'load' 'layer1_output_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%layer1_output_addr_2 = getelementptr i15 %layer1_output, i64 0, i64 2"   --->   Operation 46 'getelementptr' 'layer1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (2.15ns)   --->   "%layer1_output_load_2 = load i3 %layer1_output_addr_2"   --->   Operation 47 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%layer1_output_addr_3 = getelementptr i15 %layer1_output, i64 0, i64 3"   --->   Operation 48 'getelementptr' 'layer1_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (2.15ns)   --->   "%layer1_output_load_3 = load i3 %layer1_output_addr_3"   --->   Operation 49 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 50 [1/2] (2.15ns)   --->   "%layer1_output_load_2 = load i3 %layer1_output_addr_2"   --->   Operation 50 'load' 'layer1_output_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 51 [1/2] (2.15ns)   --->   "%layer1_output_load_3 = load i3 %layer1_output_addr_3"   --->   Operation 51 'load' 'layer1_output_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%layer1_output_addr_4 = getelementptr i15 %layer1_output, i64 0, i64 4"   --->   Operation 52 'getelementptr' 'layer1_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [2/2] (2.15ns)   --->   "%layer1_output_load_4 = load i3 %layer1_output_addr_4"   --->   Operation 53 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%layer1_output_addr_5 = getelementptr i15 %layer1_output, i64 0, i64 5"   --->   Operation 54 'getelementptr' 'layer1_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (2.15ns)   --->   "%layer1_output_load_5 = load i3 %layer1_output_addr_5"   --->   Operation 55 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 56 [1/2] (2.15ns)   --->   "%layer1_output_load_4 = load i3 %layer1_output_addr_4"   --->   Operation 56 'load' 'layer1_output_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 57 [1/2] (2.15ns)   --->   "%layer1_output_load_5 = load i3 %layer1_output_addr_5"   --->   Operation 57 'load' 'layer1_output_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%layer1_output_addr_6 = getelementptr i15 %layer1_output, i64 0, i64 6"   --->   Operation 58 'getelementptr' 'layer1_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (2.15ns)   --->   "%layer1_output_load_6 = load i3 %layer1_output_addr_6"   --->   Operation 59 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%layer1_output_addr_7 = getelementptr i15 %layer1_output, i64 0, i64 7"   --->   Operation 60 'getelementptr' 'layer1_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (2.15ns)   --->   "%layer1_output_load_7 = load i3 %layer1_output_addr_7"   --->   Operation 61 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 62 [1/2] (2.15ns)   --->   "%layer1_output_load_6 = load i3 %layer1_output_addr_6"   --->   Operation 62 'load' 'layer1_output_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_11 : Operation 63 [1/2] (2.15ns)   --->   "%layer1_output_load_7 = load i3 %layer1_output_addr_7"   --->   Operation 63 'load' 'layer1_output_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i16 %layer2_output_2_03_loc, i16 %layer2_output_1_02_loc, i16 %layer2_output_0_01_loc, i16 %max_val_loc, i10 %layer2_weights_0, i9 %layer2_weights_1, i9 %layer2_weights_2, i9 %layer2_weights_3, i9 %layer2_weights_4, i9 %layer2_weights_5, i9 %layer2_weights_6, i10 %layer2_weights_7, i6 %layer2_bias"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_68_3, i15 %layer1_output_load, i15 %layer1_output_load_1, i15 %layer1_output_load_2, i15 %layer1_output_load_3, i15 %layer1_output_load_4, i15 %layer1_output_load_5, i15 %layer1_output_load_6, i15 %layer1_output_load_7, i16 %layer2_output_2_03_loc, i16 %layer2_output_1_02_loc, i16 %layer2_output_0_01_loc, i16 %max_val_loc, i10 %layer2_weights_0, i9 %layer2_weights_1, i9 %layer2_weights_2, i9 %layer2_weights_3, i9 %layer2_weights_4, i9 %layer2_weights_5, i9 %layer2_weights_6, i10 %layer2_weights_7, i6 %layer2_bias"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.61>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%layer2_output_2_03_loc_load = load i16 %layer2_output_2_03_loc"   --->   Operation 66 'load' 'layer2_output_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%layer2_output_1_02_loc_load = load i16 %layer2_output_1_02_loc"   --->   Operation 67 'load' 'layer2_output_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 68 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (1.61ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.19>
ST_14 : Operation 70 [1/2] (3.19ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_22_1, i16 %max_val_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.89>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%layer2_output_0_01_loc_load = load i16 %layer2_output_0_01_loc"   --->   Operation 71 'load' 'layer2_output_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%max_val_1_loc_load = load i16 %max_val_1_loc"   --->   Operation 72 'load' 'max_val_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [2/2] (6.89ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output_0_01_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 6.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_28_2, i16 %layer2_output_0_01_loc_load, i16 %layer2_output_1_02_loc_load, i16 %layer2_output_2_03_loc_load, i16 %max_val_1_loc_load, i16 %output_r, i16 %sum_4_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i16 %sum_4_loc"   --->   Operation 75 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%spectopmodule_ln41 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [nn.cpp:41]   --->   Operation 77 'spectopmodule' 'spectopmodule_ln41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 87 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 88 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 89 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln47 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:47]   --->   Operation 90 'specmemcore' 'specmemcore_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_7, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 91 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_6, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 92 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_5, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 93 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_4, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 94 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_3, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 95 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_2, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 96 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer2_weights_1, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 97 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer2_weights_0, i64 666, i64 22, i64 18446744073709551615" [nn.cpp:48]   --->   Operation 98 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln49 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer1_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:49]   --->   Operation 99 'specmemcore' 'specmemcore_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i6 %layer2_bias, i64 666, i64 18, i64 18446744073709551615" [nn.cpp:50]   --->   Operation 100 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_35_3, i16 %output_r, i16 %sum_4_loc_load"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [nn.cpp:81]   --->   Operation 102 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('input_r_addr') [51]  (0.000 ns)
	'load' operation ('input_r_load') on array 'input_r' [52]  (2.152 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'load' operation ('input_r_load') on array 'input_r' [52]  (2.152 ns)

 <State 3>: 2.152ns
The critical path consists of the following:
	'load' operation ('input_r_load_1') on array 'input_r' [54]  (2.152 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'load' operation ('input_r_load_2') on array 'input_r' [56]  (2.152 ns)

 <State 5>: 2.152ns
The critical path consists of the following:
	'load' operation ('input_r_load_3') on array 'input_r' [58]  (2.152 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('layer1_output_addr') [60]  (0.000 ns)
	'load' operation ('layer1_output_load') on array 'layer1_output', nn.cpp:52 [61]  (2.152 ns)

 <State 8>: 2.152ns
The critical path consists of the following:
	'load' operation ('layer1_output_load') on array 'layer1_output', nn.cpp:52 [61]  (2.152 ns)

 <State 9>: 2.152ns
The critical path consists of the following:
	'load' operation ('layer1_output_load_2') on array 'layer1_output', nn.cpp:52 [65]  (2.152 ns)

 <State 10>: 2.152ns
The critical path consists of the following:
	'load' operation ('layer1_output_load_4') on array 'layer1_output', nn.cpp:52 [69]  (2.152 ns)

 <State 11>: 2.152ns
The critical path consists of the following:
	'load' operation ('layer1_output_load_6') on array 'layer1_output', nn.cpp:52 [73]  (2.152 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.610ns
The critical path consists of the following:
	'load' operation ('layer2_output_2_03_loc_load') on local variable 'layer2_output_2_03_loc' [77]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_22_1' [81]  (1.610 ns)

 <State 14>: 3.194ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_22_1' [81]  (3.194 ns)

 <State 15>: 6.893ns
The critical path consists of the following:
	'load' operation ('layer2_output_0_01_loc_load') on local variable 'layer2_output_0_01_loc' [79]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_28_2' [83]  (6.893 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
