
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003563                       # Number of seconds simulated
sim_ticks                                  3562654512                       # Number of ticks simulated
final_tick                               533133998766                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319037                       # Simulator instruction rate (inst/s)
host_op_rate                                   413369                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287126                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922212                       # Number of bytes of host memory used
host_seconds                                 12407.98                       # Real time elapsed on the host
sim_insts                                  3958600314                       # Number of instructions simulated
sim_ops                                    5129073647                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       100864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       134656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               672000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       258432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            258432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          788                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1052                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5250                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2019                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2019                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1616772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62012188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1544915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54467252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1473059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28311474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1401202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37796536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               188623398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1616772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1544915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1473059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1401202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6035949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72539170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72539170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72539170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1616772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62012188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1544915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54467252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1473059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28311474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1401202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37796536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              261162568                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8543537                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3081473                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529073                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206453                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257503                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192987                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299483                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8872                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16786240                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3081473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492470                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036074                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        697450                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632317                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8433980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4840217     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354809      4.21%     61.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334754      3.97%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316062      3.75%     69.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258059      3.06%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189395      2.25%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135508      1.61%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210016      2.49%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795160     21.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8433980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360679                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964788                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472190                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       664173                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433710                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41326                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822578                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496114                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19950654                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10442                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822578                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656177                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         308532                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74276                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3284309                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288105                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19348260                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154598                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82202                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26837641                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90134065                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90134065                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10042469                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1909                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707823                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23581                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414818                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18031996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607162                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22912                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5699867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17392730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8433980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731942                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957584     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709439     20.27%     55.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353009     16.04%     71.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815998      9.68%     81.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836176      9.91%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378598      4.49%     95.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245938      2.92%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67515      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69723      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8433980                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64320     58.37%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21287     19.32%     77.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24592     22.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012961     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200590      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543392     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848625      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607162                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.709732                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110200                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007544                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37781415                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23735614                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717362                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45538                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       662385                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233186                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822578                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         222589                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14009                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18035518                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894747                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015156                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1900                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238355                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364852                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465756                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242309                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300826                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018614                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835070                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681371                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245327                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234836                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201108                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24891534                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666153                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369648                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5797062                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205618                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7611402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.118548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021692     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050411     26.94%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850533     11.17%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428909      5.64%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450136      5.91%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225865      2.97%     92.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155095      2.04%     94.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89540      1.18%     95.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339221      4.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7611402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339221                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25308278                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36895640                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 109557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854354                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854354                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170475                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170475                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932814                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479892                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18723829                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8543537                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2674412                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532794                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1482338                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216866                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6184                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3739044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17036023                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1699204                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3611562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         935434                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        357281                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1838728                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8440913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.329810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4829351     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643358      7.62%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321317      3.81%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234592      2.78%     71.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196819      2.33%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          168042      1.99%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59130      0.70%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212745      2.52%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775559     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8440913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359498                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.994025                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3872487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       331945                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488954                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17557                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        729966                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340569                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3076                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19070646                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4746                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        729966                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4032810                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137175                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42871                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3344666                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153421                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18475097                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77101                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24496514                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84163161                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84163161                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16120455                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8376059                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1236                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           391974                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2809118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7874                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148070                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17388825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14833762                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20181                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4981088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13604819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8440913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.864198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2998881     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1819509     21.56%     57.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       886534     10.50%     67.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1065014     12.62%     80.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816920      9.68%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514114      6.09%     95.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       223211      2.64%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65213      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51517      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8440913                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63324     72.93%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13422     15.46%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10080     11.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11651801     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119032      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1086      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2520249     16.99%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541594      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14833762                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736255                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86826                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005853                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38215444                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22372355                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14325966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14920588                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24092                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       781011                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169034                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        729966                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          73992                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7402                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17391159                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2809118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646483                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1228                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221004                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14515593                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2412258                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318169                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2939013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2173752                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            526755                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699014                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14352424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14325966                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8633804                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21337045                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676819                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404639                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10794764                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12286776                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5104497                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2217                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199262                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7710947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.593420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.299667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3568095     46.27%     46.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1660159     21.53%     67.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900658     11.68%     79.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329060      4.27%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281163      3.65%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124442      1.61%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303469      3.94%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80763      1.05%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463138      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7710947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10794764                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12286776                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2505556                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028107                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1920748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10732977                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167894                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463138                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24638978                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35513440                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 102624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10794764                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12286776                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10794764                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.791452                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.791452                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.263501                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.263501                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67179360                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18818332                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19642892                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8543537                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3227071                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2629397                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214308                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1357642                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1258674                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345453                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9605                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3330487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17638722                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3227071                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1604127                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3698243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153467                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        472066                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1633995                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8436903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.589891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.373164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4738660     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257283      3.05%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270411      3.21%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424462      5.03%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201879      2.39%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          286006      3.39%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191757      2.27%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140477      1.67%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1925968     22.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8436903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377721                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.064569                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3506453                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       426513                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3539228                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29623                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935085                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547896                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1022                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21077927                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3922                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935085                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3682623                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         103387                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        95680                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3390959                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229161                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20321437                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132837                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28443833                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94762058                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94762058                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17361657                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11082120                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3491                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1781                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           597886                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       977477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10574                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       315210                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19046640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15132191                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27556                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6560260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20259226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8436903                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.793572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.931356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2906469     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1839053     21.80%     56.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1194836     14.16%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       804721      9.54%     79.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       744104      8.82%     88.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412498      4.89%     93.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374475      4.44%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82429      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78318      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8436903                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113941     78.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16060     10.99%     89.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16068     11.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12626748     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201252      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1502463      9.93%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800020      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15132191                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771186                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146069                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38874910                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25610525                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14698620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15278260                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20839                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       756215                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       257954                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935085                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62388                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12953                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19050149                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       977477                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1772                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249530                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14856748                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400658                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       275443                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171380                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2110968                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770722                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738946                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14709638                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14698620                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9646267                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27432389                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720437                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351638                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10117607                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12457543                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6592622                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216282                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7501818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2851658     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2132814     28.43%     66.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849954     11.33%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425409      5.67%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391486      5.22%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       178933      2.39%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       192679      2.57%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99169      1.32%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379716      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7501818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10117607                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12457543                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1856019                       # Number of memory references committed
system.switch_cpus2.commit.loads              1136500                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1798748                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11222513                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256878                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379716                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26172098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39036511                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 106634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10117607                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12457543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10117607                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844423                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844423                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184241                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184241                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66711938                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20379397                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19401917                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8543537                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119361                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2537966                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209129                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1294577                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1210305                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330007                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9274                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3115716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17228444                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119361                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1540312                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3794442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1122731                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        609925                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525909                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8429775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.529196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4635333     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332438      3.94%     58.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269856      3.20%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          653579      7.75%     69.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173345      2.06%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236210      2.80%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162666      1.93%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           93547      1.11%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872801     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8429775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365114                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.016547                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3251686                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       596084                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3649472                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23145                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909386                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532710                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20644398                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1603                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909386                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3490247                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104641                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       147475                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3429164                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348857                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19909421                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          189                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139520                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27840937                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92947046                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92947046                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17118173                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10722670                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4279                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2603                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           974659                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1870887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970365                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19589                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       349752                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18806318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14927691                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30119                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6451445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19881242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          873                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8429775                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770829                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895123                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2918561     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1810508     21.48%     56.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1190372     14.12%     70.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       875945     10.39%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       757656      8.99%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396905      4.71%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338880      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67409      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73539      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8429775                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88057     69.65%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19368     15.32%     84.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18996     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12409215     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208434      1.40%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1490967      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817406      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14927691                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747250                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126423                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008469                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38441698                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25262235                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14547719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15054114                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57184                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736901                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       243261                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909386                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57637                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8034                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18810600                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1870887                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970365                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2581                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245796                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14693052                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396900                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       234638                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194190                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2071053                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797290                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719786                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14557587                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14547719                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9460803                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26879240                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.702775                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10031489                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12329856                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6480803                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212601                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7520389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.639524                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147718                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2893383     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2094316     27.85%     66.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845043     11.24%     77.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486345      6.47%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388792      5.17%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163229      2.17%     91.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192239      2.56%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94664      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       362378      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7520389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10031489                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12329856                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861083                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133982                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768646                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11113063                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251407                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       362378                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25968501                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38531337                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 113762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10031489                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12329856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10031489                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851672                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851672                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174161                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174161                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66105038                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20091297                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19032028                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                           5250                       # number of replacements
system.l2.tagsinuse                      32762.452028                       # Cycle average of tags in use
system.l2.total_refs                          1275991                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38012                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.568110                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           710.275058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.492459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    856.858034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.089795                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    791.949488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.434311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    397.838153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.462990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    553.164843                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8944.383878                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8623.345340                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5065.034534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6666.123143                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021676                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.016881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.272961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.263164                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.154573                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.203434                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999831                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4160                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3715                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4490                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20971                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6523                       # number of Writeback hits
system.l2.Writeback_hits::total                  6523                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   174                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4184                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4541                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21145                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8646                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4184                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3767                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4541                       # number of overall hits
system.l2.overall_hits::total                   21145                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1726                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          788                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1051                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5249                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1726                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          788                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1052                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5250                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1726                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1516                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          788                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1052                       # number of overall misses
system.l2.overall_misses::total                  5250                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2199036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     82802684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1825410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     70221726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1955374                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     37137344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1849782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47400923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       245392279                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        49507                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         49507                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2199036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     82802684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1825410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     70221726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1955374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     37137344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1849782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     47450430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        245441786                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2199036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     82802684                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1825410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     70221726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1955374                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     37137344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1849782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     47450430                       # number of overall miss cycles
system.l2.overall_miss_latency::total       245441786                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26220                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6523                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6523                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               175                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26395                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26395                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.174994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.189677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.200191                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005714                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.166410                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.265965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.172997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.188092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.198901                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.166410                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.265965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.172997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.188092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.198901                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48867.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47973.745075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42451.395349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46320.399736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47692.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47128.609137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47430.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45100.783064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46750.291294                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        49507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49507                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48867.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47973.745075                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42451.395349                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46320.399736                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47692.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47128.609137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47430.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45104.971483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46750.816381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48867.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47973.745075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42451.395349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46320.399736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47692.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47128.609137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47430.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45104.971483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46750.816381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2019                       # number of writebacks
system.l2.writebacks::total                      2019                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5249                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5250                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1942282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72922697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1579994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     61433044                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1721497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     32587589                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1629219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41288217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    215104539                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        44037                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        44037                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1942282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72922697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1579994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     61433044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1721497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     32587589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1629219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     41332254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215148576                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1942282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72922697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1579994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     61433044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1721497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     32587589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1629219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     41332254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    215148576                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.174994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.189677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.200191                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.166410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.265965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.172997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.188092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.166410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.265965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.172997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.188092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198901                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43161.822222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42249.534762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36744.046512                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40523.116095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41987.731707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41354.808376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41774.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39284.697431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40980.098876                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        44037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        44037                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43161.822222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42249.534762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36744.046512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40523.116095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41987.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41354.808376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41774.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39289.214829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40980.681143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43161.822222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42249.534762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36744.046512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40523.116095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41987.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41354.808376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41774.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39289.214829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40980.681143                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.992437                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640945                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706372.989779                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.431625                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.560812                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066397                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861476                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927872                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632251                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3925783                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3925783                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3925783                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3925783                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3925783                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3925783                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632317                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632317                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632317                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632317                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59481.560606                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59481.560606                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59481.560606                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59481.560606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59481.560606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59481.560606                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2804170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2804170                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2804170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2804170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2804170                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2804170                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60960.217391                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60960.217391                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60960.217391                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60960.217391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60960.217391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60960.217391                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10372                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374521                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10628                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16407.087034                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.171766                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.828234                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899108                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100892                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36887                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37041                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37041                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1100283319                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1100283319                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4351485                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4351485                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1104634804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1104634804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1104634804                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1104634804                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945276                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945276                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945276                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945276                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031618                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019042                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019042                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019042                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019042                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29828.484805                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29828.484805                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28256.396104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28256.396104                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29821.948759                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29821.948759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29821.948759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29821.948759                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1797                       # number of writebacks
system.cpu0.dcache.writebacks::total             1797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26562                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26562                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          107                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26669                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10325                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10372                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    179287698                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    179287698                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       927519                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       927519                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    180215217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    180215217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    180215217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    180215217                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005332                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005332                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005332                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005332                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17364.425956                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17364.425956                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19734.446809                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19734.446809                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17375.165542                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17375.165542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17375.165542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17375.165542                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               556.762253                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913279984                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619290.751773                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.870250                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.892004                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067100                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825147                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892247                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1838675                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1838675                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1838675                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1838675                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1838675                       # number of overall hits
system.cpu1.icache.overall_hits::total        1838675                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2843179                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2843179                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2843179                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2843179                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2843179                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2843179                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1838728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1838728                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1838728                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1838728                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1838728                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1838728                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53644.886792                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53644.886792                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53644.886792                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53644.886792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53644.886792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53644.886792                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2451766                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2451766                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2451766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2451766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2451766                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2451766                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53299.260870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53299.260870                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53299.260870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53299.260870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53299.260870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53299.260870                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5700                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206880883                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5956                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34734.869543                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.123519                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.876481                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805170                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194830                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195013                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475096                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670109                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670109                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670109                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670109                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17474                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17474                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17546                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17546                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    642721180                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    642721180                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2876690                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2876690                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    645597870                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    645597870                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    645597870                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    645597870                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2212487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2212487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2687655                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2687655                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2687655                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2687655                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007898                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006528                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36781.571478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36781.571478                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39954.027778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39954.027778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36794.589650                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36794.589650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36794.589650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36794.589650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1193                       # number of writebacks
system.cpu1.dcache.writebacks::total             1193                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11798                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11798                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11846                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11846                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11846                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5676                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5700                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    111952553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    111952553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       700941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       700941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    112653494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    112653494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    112653494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    112653494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19723.846547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19723.846547                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 29205.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29205.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19763.770877                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19763.770877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19763.770877                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19763.770877                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.293401                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004682498                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1989470.293069                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.293401                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062970                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803355                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1633935                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1633935                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1633935                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1633935                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1633935                       # number of overall hits
system.cpu2.icache.overall_hits::total        1633935                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3161366                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3161366                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3161366                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3161366                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3161366                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3161366                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1633995                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1633995                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1633995                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1633995                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1633995                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1633995                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52689.433333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52689.433333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52689.433333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52689.433333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52689.433333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52689.433333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2420746                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2420746                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2420746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2420746                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2420746                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2420746                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56296.418605                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56296.418605                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56296.418605                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56296.418605                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56296.418605                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56296.418605                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4555                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153822765                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4811                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31973.137601                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.398230                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.601770                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884368                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115632                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097030                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097030                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       715870                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        715870                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1812900                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1812900                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1812900                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1812900                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11386                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11386                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11551                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11551                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11551                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11551                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    368611096                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    368611096                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5619298                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5619298                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    374230394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    374230394                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    374230394                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    374230394                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1108416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1108416                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716035                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716035                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1824451                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1824451                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1824451                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1824451                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010272                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006331                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006331                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006331                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006331                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32374.064289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32374.064289                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34056.351515                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34056.351515                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32398.094884                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32398.094884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32398.094884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32398.094884                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1010                       # number of writebacks
system.cpu2.dcache.writebacks::total             1010                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6883                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6883                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6996                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6996                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6996                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6996                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4503                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4503                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4555                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4555                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74516460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74516460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1221567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1221567                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     75738027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     75738027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     75738027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     75738027                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16548.181213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16548.181213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23491.673077                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23491.673077                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16627.448299                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16627.448299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16627.448299                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16627.448299                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.413578                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742519                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1954751.982490                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.413578                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059958                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819573                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525855                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525855                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525855                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525855                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525855                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525855                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3030201                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3030201                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3030201                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3030201                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3030201                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3030201                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525909                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525909                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525909                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525909                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525909                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525909                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 56114.833333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56114.833333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 56114.833333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56114.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 56114.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56114.833333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2141613                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2141613                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2141613                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2141613                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2141613                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2141613                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53540.325000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53540.325000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 53540.325000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53540.325000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 53540.325000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53540.325000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5593                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200348                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5849                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27047.418020                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.598740                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.401260                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881245                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118755                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060066                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060066                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723082                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723082                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1899                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1899                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783148                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783148                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783148                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783148                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14162                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14162                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          443                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14605                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14605                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14605                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14605                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    475606793                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    475606793                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20743143                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20743143                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    496349936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    496349936                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    496349936                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    496349936                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1074228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1074228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1797753                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1797753                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1797753                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1797753                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013183                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013183                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000612                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000612                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008124                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008124                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008124                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008124                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33583.306948                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33583.306948                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46824.250564                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46824.250564                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33984.932283                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33984.932283                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33984.932283                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33984.932283                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66311                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 33155.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2523                       # number of writebacks
system.cpu3.dcache.writebacks::total             2523                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8621                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8621                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9012                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9012                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9012                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9012                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5593                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5593                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5593                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     96250207                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     96250207                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1231090                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1231090                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     97481297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     97481297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     97481297                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     97481297                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17370.548096                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17370.548096                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23674.807692                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23674.807692                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17429.160915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17429.160915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17429.160915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17429.160915                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
