{
  "signal": [
    {
      "name": "clk",
      "wave": "p............................",
      "period": 1.0
    },
    {},
    {
      "name": "rst_n",
      "wave": "1............................"
    },
    {},
    [
      "INT/INTA",
      {
        "name": "int",
        "wave": "1............................",
        "node": "a............................"
      },
      {
        "name": "inta_n",
        "wave": "1...0..1...0..1..............",
        "node": "....b..c...d..e.............."
      }
    ],
    {},
    [
      "IRR/ISR",
      {
        "name": "r_irr[3]",
        "wave": "1.......0....................",
        "node": "........f...................."
      },
      {
        "name": "r_isr[3]",
        "wave": "0.......1....................",
        "node": "........g...................."
      }
    ],
    {},
    [
      "Vector Output",
      {
        "name": "inta_cycle",
        "wave": "=...=..=...=..=..............",
        "data": ["Idle", "1st", "Idle", "2nd", "Idle"]
      },
      {
        "name": "vector_out",
        "wave": "x..........=..x..............",
        "data": ["0x0B"],
        "node": "...........h................."
      }
    ],
    {},
    [
      "Data Bus",
      {
        "name": "data_out",
        "wave": "z..........=..z..............",
        "data": ["0x0B"],
        "node": "...........i................."
      }
    ]
  ],
  "head": {
    "text": "PIC Interrupt Acknowledge Sequence",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "Two INTA pulses: 1st freezes priority, 2nd returns vector (base+IR#)"
  },
  "config": {
    "hscale": 1.5
  },
  "edge": [
    "a INT Active",
    "b 1st INTA",
    "c~>d Gap",
    "d 2nd INTA",
    "b~>f IRR Clear",
    "b~>g ISR Set",
    "d~>h Vector=0x08+3",
    "h~>i Drive Bus"
  ]
}
