module multiplexor(input logic [31:0] a, input logic [31:0] b, input logic sel, output logic [31:0] result);
    assign result = sel ? b : a;
endmodule