==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.117 ; gain = 47.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.117 ; gain = 47.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 142.734 ; gain = 86.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 169.523 ; gain = 113.730
WARNING: [XFORM 203-713] All the elements of global array 'padded.V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L1.V' has read operations in process function 'conv2d_3x3_1chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'conv.V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2.V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2.V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_bias_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_bias_L2.V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result.V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan50'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 215.242 ; gain = 159.449
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:21)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:20)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 313.648 ; gain = 257.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.502 seconds; current allocated memory: 264.789 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 264.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 265.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 265.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 265.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 265.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 266.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 266.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 266.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 266.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 266.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 266.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 267.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 267.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 267.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 267.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 267.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 268.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 268.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 268.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 268.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 269.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan50'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 269.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 270.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_11ns_10ns_13_2_1' to 'CNN_mac_muladd_4nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 270.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_36_2_1' to 'CNN_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 270.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 271.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 271.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 272.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 272.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_9ns_8ns_11_2_1' to 'CNN_mac_muladd_4neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 272.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_25s_18s_41_2_1' to 'CNN_mul_mul_25s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_25s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 273.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 275.145 MB.
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:09 . Memory (MB): peak = 342.598 ; gain = 286.805
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 68.816 seconds; peak allocated memory: 275.145 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.555 ; gain = 47.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.555 ; gain = 47.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 143.156 ; gain = 87.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 169.652 ; gain = 113.859
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../src/CNN_final.cpp:198) in function 'conv2d_3x3_4chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:134) in function 'resample_for_conv2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:107) in function 'resample' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../src/CNN_final.cpp:200) in function 'conv2d_3x3_4chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:139) in function 'resample_for_conv2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:141) in function 'resample_for_conv2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L2' (../src/CNN_final.cpp:165) in function 'conv2d_3x3_1chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:112) in function 'resample' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:114) in function 'resample' completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_L2.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L1.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L2.V' (../src/CNN_final.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (../src/CNN_final.cpp:5) in dimension 2 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded.V' (../src/CNN_final.cpp:8) in dimension 1 with a block factor 15.
INFO: [XFORM 203-101] Partitioning array 'resampled.V' (../src/CNN_final.cpp:9) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'conv.V' (../src/CNN_final.cpp:10) in dimension 1 with a block factor 14.
INFO: [XFORM 203-101] Partitioning array 'padded_L2.V' (../src/CNN_final.cpp:15) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'resampled_L2.V' (../src/CNN_final.cpp:16) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.0' (../src/CNN_final.cpp:9) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.1' (../src/CNN_final.cpp:9) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'padded[0].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[1].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[2].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[3].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[4].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[5].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[6].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[7].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[8].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[9].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[10].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[11].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[12].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[13].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[14].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[0].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[1].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[2].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[3].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[4].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[5].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[6].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[7].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[8].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[9].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[10].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[11].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[12].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[13].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[0].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[1].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[2].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[3].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[4].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[5].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[6].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[7].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[0].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[1].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[2].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[3].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[4].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[5].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[6].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[7].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[8].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result[0].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[1].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[2].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[3].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[4].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[5].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[6].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan64'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3x3_4chan_rev2' (../src/CNN_final.cpp:187)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 218.402 ; gain = 162.609
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:132:3) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:105:3) in function 'resample'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:193:3) in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:22)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:21)
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample_for_conv2'.
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_4chan_rev'.
INFO: [XFORM 203-531] Rewinding loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 324.059 ; gain = 268.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.041 seconds; current allocated memory: 273.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 273.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 274.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 274.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_12_V_l_6', ../src/CNN_final.cpp:116) on array 'square_image_12_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_12_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_6', ../src/CNN_final.cpp:106) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_13_V_l_5', ../src/CNN_final.cpp:116) on array 'square_image_13_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_13_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 276.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 277.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_14_i', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 278.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 279.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 279.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 279.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 279.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 280.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 280.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 280.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 280.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 281.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_5_V_lo_6', ../src/CNN_final.cpp:143) on array 'square_image_5_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_5_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_1', ../src/CNN_final.cpp:133) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_6_V_lo_5', ../src/CNN_final.cpp:143) on array 'square_image_6_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_6_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 282.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 283.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_image_0_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_image_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9_i', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 283.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 284.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 284.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 285.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan64'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 286.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1532_18_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 289.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_35_2_1' to 'CNN_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_18s_18s_35ns_35_2_1' to 'CNN_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_18cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 1.617 seconds; current allocated memory: 291.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1432_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 292.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 292.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 292.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 293.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_832_25_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 295.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_25s_41_2_1' to 'CNN_mul_mul_18s_2eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_2eOg': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_42_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 296.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_0_V' to 'CNN_resampled_L2_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_1_V' to 'CNN_resampled_L2_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 2.541 seconds; current allocated memory: 304.528 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1532_18_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1432_25_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_832_25_2_1'
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_fYi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_g8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_0_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_1_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_2_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_3_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_4_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_5_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_6_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_7_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_8_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_0_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_1_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_2_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_3_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 398.336 ; gain = 342.543
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 86.258 seconds; peak allocated memory: 304.528 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.688 ; gain = 48.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.688 ; gain = 48.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 143.203 ; gain = 87.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 169.430 ; gain = 113.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../src/CNN_final.cpp:198) in function 'conv2d_3x3_4chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'window1' (../src/CNN_final.cpp:139) in function 'resample_for_conv2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:107) in function 'resample' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../src/CNN_final.cpp:200) in function 'conv2d_3x3_4chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:141) in function 'resample_for_conv2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:112) in function 'resample' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:114) in function 'resample' completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_L2.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L1.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L2.V' (../src/CNN_final.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (../src/CNN_final.cpp:5) in dimension 2 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded.V' (../src/CNN_final.cpp:8) in dimension 1 with a block factor 15.
INFO: [XFORM 203-101] Partitioning array 'resampled.V' (../src/CNN_final.cpp:9) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'conv.V' (../src/CNN_final.cpp:10) in dimension 1 with a block factor 14.
INFO: [XFORM 203-101] Partitioning array 'padded_L2.V' (../src/CNN_final.cpp:15) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'resampled_L2.V' (../src/CNN_final.cpp:16) in dimension 1 with a block factor 2.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'padded[0].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[1].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[2].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[3].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[4].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[5].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[6].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[7].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[8].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[9].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[10].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[11].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[12].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[13].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[14].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[0].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[1].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[2].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[3].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[4].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[5].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[6].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[7].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[8].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[9].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[10].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[11].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[12].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[13].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[0].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[1].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[2].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[3].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[4].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[5].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[6].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[7].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[0].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[1].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[0].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[1].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[2].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[3].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[4].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[5].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[6].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[7].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[8].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result[0].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[1].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[2].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[3].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[4].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[5].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[6].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan60'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:165:4) to (../src/CNN_final.cpp:171:4) in function 'conv2d_3x3_1chan_rev2'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3x3_4chan_rev2' (../src/CNN_final.cpp:187)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:55 . Memory (MB): peak = 218.148 ; gain = 162.691
INFO: [XFORM 203-541] Flattening a loop nest 'col' (../src/CNN_final.cpp:134:4) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:132:3) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:105:3) in function 'resample'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:193:3) in function 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:163:3) in function 'conv2d_3x3_1chan_rev2'.
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:22)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:4)
INFO: [XFORM 203-531] Rewinding loop 'row_col_window1' in function 'resample_for_conv2'.
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_4chan_rev'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:57 . Memory (MB): peak = 324.117 ; gain = 268.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.542 seconds; current allocated memory: 272.867 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 273.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 273.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 274.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_12_V_l_6', ../src/CNN_final.cpp:116) on array 'square_image_12_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_12_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_3', ../src/CNN_final.cpp:106) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_13_V_l_5', ../src/CNN_final.cpp:116) on array 'square_image_13_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_13_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 275.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 277.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 277.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 278.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 278.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 279.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 279.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 279.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 279.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 280.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 280.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col_window1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../src/CNN_final.cpp:143) of variable 'tmp_16', ../src/CNN_final.cpp:131 on array 'resampled_0_V' and 'store' operation (../src/CNN_final.cpp:143) of variable 'tmp_s', ../src/CNN_final.cpp:131 on array 'resampled_0_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../src/CNN_final.cpp:143) of variable 'tmp_17', ../src/CNN_final.cpp:131 on array 'resampled_0_V' and 'store' operation (../src/CNN_final.cpp:143) of variable 'tmp_s', ../src/CNN_final.cpp:131 on array 'resampled_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 281.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 281.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_image_0_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_image_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9_i', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 282.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 283.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 283.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 284.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan60'.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 285.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 286.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1532_18_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 288.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_urem_4ns_4ns_4_8_1' to 'CNN_urem_4ns_4ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_11ns_10ns_13_2_1' to 'CNN_mac_muladd_4ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_36_2_1' to 'CNN_mul_mul_18s_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_94_18_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_urem_4ns_4ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 1.706 seconds; current allocated memory: 290.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1432_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 290.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 291.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 291.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 292.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_9ns_3ns_8ns_11_2_1' to 'CNN_mac_muladd_9nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_9ns_4ns_8ns_11_2_1' to 'CNN_mac_muladd_9ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_9ns_8ns_11_2_1' to 'CNN_mac_muladd_4nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_9nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_9ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_832_25_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_urem_4ns_4ns_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 293.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_25s_41_2_1' to 'CNN_mul_mul_18s_2ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_2ibs': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_42_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 295.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_0_V' to 'CNN_resampled_L2_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_1_V' to 'CNN_resampled_L2_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 2.375 seconds; current allocated memory: 302.598 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1532_18_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_urem_4ns_4ns_bkb_div'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_94_18_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1432_25_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_832_25_2_1'
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_1_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_jbC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_kbM_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_0_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_1_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_2_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_3_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_4_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_5_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_6_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_7_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_8_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_0_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_1_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_2_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_3_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:27 . Memory (MB): peak = 394.664 ; gain = 339.207
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 86.948 seconds; peak allocated memory: 302.598 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.688 ; gain = 47.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.688 ; gain = 47.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 143.328 ; gain = 87.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 169.605 ; gain = 113.809
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../src/CNN_final.cpp:198) in function 'conv2d_3x3_4chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:107) in function 'resample' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../src/CNN_final.cpp:200) in function 'conv2d_3x3_4chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L2' (../src/CNN_final.cpp:165) in function 'conv2d_3x3_1chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:112) in function 'resample' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:114) in function 'resample' completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_L2.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L1.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L2.V' (../src/CNN_final.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (../src/CNN_final.cpp:5) in dimension 2 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded.V' (../src/CNN_final.cpp:8) in dimension 1 with a block factor 15.
INFO: [XFORM 203-101] Partitioning array 'resampled.V' (../src/CNN_final.cpp:9) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'conv.V' (../src/CNN_final.cpp:10) in dimension 1 with a block factor 14.
INFO: [XFORM 203-101] Partitioning array 'padded_L2.V' (../src/CNN_final.cpp:15) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'resampled_L2.V' (../src/CNN_final.cpp:16) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.0' (../src/CNN_final.cpp:9) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.1' (../src/CNN_final.cpp:9) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'padded[0].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[1].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[2].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[3].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[4].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[5].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[6].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[7].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[8].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[9].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[10].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[11].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[12].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[13].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[14].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[0].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[1].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[2].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[3].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[4].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[5].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[6].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[7].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[8].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[9].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[10].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[11].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[12].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[13].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[0].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[1].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[2].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[3].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[4].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[5].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[6].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[7].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[0].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[1].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[0].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[1].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[2].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[3].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[4].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[5].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[6].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[7].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[8].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result[0].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[1].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[2].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[3].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[4].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[5].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[6].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan64'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3x3_4chan_rev2' (../src/CNN_final.cpp:187)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 218.563 ; gain = 162.766
INFO: [XFORM 203-541] Flattening a loop nest 'window1' (../src/CNN_final.cpp:139:5) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (../src/CNN_final.cpp:134:4) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:132:3) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:105:3) in function 'resample'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:193:3) in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:22)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:21)
INFO: [XFORM 203-531] Rewinding loop 'row_window1_window2' in function 'resample_for_conv2'.
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_4chan_rev'.
INFO: [XFORM 203-531] Rewinding loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 323.621 ; gain = 267.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.066 seconds; current allocated memory: 272.662 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 273.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 273.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 274.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_12_V_l_6', ../src/CNN_final.cpp:116) on array 'square_image_12_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_12_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_1', ../src/CNN_final.cpp:106) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_13_V_l_5', ../src/CNN_final.cpp:116) on array 'square_image_13_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_13_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 275.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 276.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_14_i', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 277.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 278.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 278.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 278.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 279.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 279.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 279.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 279.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 280.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 280.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_window1_window2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 280.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 281.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_image_0_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_image_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9_i', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 281.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 282.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 283.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 284.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan64'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 284.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 285.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1532_18_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 287.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_35_2_1' to 'CNN_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_18s_18s_35ns_35_2_1' to 'CNN_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_18cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 1.607 seconds; current allocated memory: 289.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1432_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 290.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 290.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 291.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 291.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_urem_4ns_4ns_4_8_1' to 'CNN_urem_4ns_4ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_9ns_4ns_8ns_11_2_1' to 'CNN_mac_muladd_9nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_9nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_832_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_urem_4ns_4ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 292.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_25s_41_2_1' to 'CNN_mul_mul_18s_2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_2g8j': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_42_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 294.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_0_V' to 'CNN_resampled_L2_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_1_V' to 'CNN_resampled_L2_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 2.431 seconds; current allocated memory: 302.447 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1532_18_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1432_25_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_urem_4ns_4ns_eOg_div'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_832_25_2_1'
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_hbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_ibs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_0_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_1_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_2_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_3_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_4_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_5_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_6_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_7_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_8_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_0_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_1_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_2_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_3_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:25 . Memory (MB): peak = 394.508 ; gain = 338.711
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 85.221 seconds; peak allocated memory: 302.447 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 47.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 103.703 ; gain = 47.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 143.105 ; gain = 86.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 169.637 ; gain = 113.391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../src/CNN_final.cpp:198) in function 'conv2d_3x3_4chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (../src/CNN_final.cpp:107) in function 'resample' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../src/CNN_final.cpp:200) in function 'conv2d_3x3_4chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'L2' (../src/CNN_final.cpp:165) in function 'conv2d_3x3_1chan_rev2' completely.
INFO: [XFORM 203-501] Unrolling loop 'window1' (../src/CNN_final.cpp:112) in function 'resample' completely.
INFO: [XFORM 203-501] Unrolling loop 'window2' (../src/CNN_final.cpp:114) in function 'resample' completely.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_L2.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L1.V' (../src/CNN_final.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_kernel_L2.V' (../src/CNN_final.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (../src/CNN_final.cpp:5) in dimension 2 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded.V' (../src/CNN_final.cpp:8) in dimension 1 with a block factor 15.
INFO: [XFORM 203-101] Partitioning array 'resampled.V' (../src/CNN_final.cpp:9) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'conv.V' (../src/CNN_final.cpp:10) in dimension 1 with a block factor 7.
INFO: [XFORM 203-101] Partitioning array 'padded_L2.V' (../src/CNN_final.cpp:15) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'resampled_L2.V' (../src/CNN_final.cpp:16) in dimension 1 with a block factor 2.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.0' (../src/CNN_final.cpp:9) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'resampled.V.1' (../src/CNN_final.cpp:9) in dimension 1 automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[0].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'in_image[1].V' in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'padded[0].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[1].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[2].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[3].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[4].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[5].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[6].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[7].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[8].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[9].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[10].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[11].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[12].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[13].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded[14].V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[0].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[1].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[2].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[3].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[4].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[5].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'conv[6].V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[0].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[1].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[2].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2[3].V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[0].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'resampled_L2[1].V' should be updated in process function 'resample_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[0].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[0].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[1].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[1].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[2].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[2].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[3].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[3].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[4].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[4].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[5].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[5].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[6].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[6].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[7].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[7].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2[8].V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2[8].V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result[0].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[1].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[2].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[3].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[4].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[5].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'result[6].V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan64'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_3x3_4chan_rev2' (../src/CNN_final.cpp:187)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 219.484 ; gain = 163.238
INFO: [XFORM 203-541] Flattening a loop nest 'window1' (../src/CNN_final.cpp:139:5) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (../src/CNN_final.cpp:134:4) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:132:3) in function 'resample_for_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (../src/CNN_final.cpp:105:3) in function 'resample'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../src/CNN_final.cpp:193:3) in function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:22)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:21)
INFO: [XFORM 203-531] Rewinding loop 'row_window1_window2' in function 'resample_for_conv2'.
INFO: [XFORM 203-531] Rewinding loop 'row_col' in function 'resample'.
INFO: [XFORM 203-531] Rewinding loop 'L1_L2' in function 'conv2d_3x3_4chan_rev'.
INFO: [XFORM 203-531] Rewinding loop 'L1' (../src/CNN_final.cpp:163) in function 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:56 . Memory (MB): peak = 322.840 ; gain = 266.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.502 seconds; current allocated memory: 272.002 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 272.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 272.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 273.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_12_V_l_6', ../src/CNN_final.cpp:116) on array 'square_image_12_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_12_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_0_V_lo_1', ../src/CNN_final.cpp:106) on array 'square_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_0_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('square_image_13_V_l_5', ../src/CNN_final.cpp:116) on array 'square_image_13_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'square_image_13_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 274.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 276.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_14_i', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 276.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 277.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 277.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 278.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 278.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 278.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 278.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 278.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 279.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 279.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_window1_window2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 279.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 280.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_image_0_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_image_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9_i', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 280.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 281.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 281.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 282.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan64'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 283.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 284.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_1532_18_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 286.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_35_2_1' to 'CNN_mul_mul_18s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_18s_18s_35ns_35_2_1' to 'CNN_mac_muladd_18cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_18cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 288.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_732_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 289.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 289.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 289.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 290.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_urem_4ns_4ns_4_8_1' to 'CNN_urem_4ns_4ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_9ns_4ns_8ns_11_2_1' to 'CNN_mac_muladd_9nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_9nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_432_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_urem_4ns_4ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 291.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_25s_41_2_1' to 'CNN_mul_mul_18s_2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_2g8j': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_mux_42_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 292.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_0_V' to 'CNN_resampled_L2_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_resampled_L2_1_V' to 'CNN_resampled_L2_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 2.157 seconds; current allocated memory: 299.505 MB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_1532_18_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'CNN_mux_732_25_2_1'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_urem_4ns_4ns_eOg_div'
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_hbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_ibs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_0_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_1_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_2_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_3_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_4_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_5_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_6_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_7_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_kernel_L1_8_V_s_U(fifo_w18_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_0_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_1_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_2_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L2_3_V_c_U(fifo_w48_d10_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:23 . Memory (MB): peak = 389.180 ; gain = 332.934
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 83.29 seconds; peak allocated memory: 299.505 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
