

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sat Sep  2 22:24:37 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   290377|   290377|  2.904 ms|  2.904 ms|  290377|  290377|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174    |Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_l_j_init1_fu_179                          |Self_attention_Pipeline_l_j_init1                          |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184                   |Self_attention_Pipeline_VITIS_LOOP_105_1                   |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189                    |Self_attention_Pipeline_l_S_k_0_k1_l_j2                    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
        |grp_Self_attention_Pipeline_l_j_back1_fu_197                          |Self_attention_Pipeline_l_j_back1                          |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_l_j3_fu_204                               |Self_attention_Pipeline_l_j3                               |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210                   |Self_attention_Pipeline_l_update_i3_l_j5                   |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217  |Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_j4_fu_222                               |Self_attention_Pipeline_l_j4                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        |grp_Self_attention_Pipeline_l_j_init2_fu_232                          |Self_attention_Pipeline_l_j_init2                          |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245                    |Self_attention_Pipeline_l_S_k_0_k2_l_j6                    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
        |grp_Self_attention_Pipeline_l_j_back2_fu_253                          |Self_attention_Pipeline_l_j_back2                          |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   290376|   290376|     24198|          -|          -|    12|        no|
        | + l_norm_i1     |    10032|    10032|       836|          -|          -|    12|        no|
        | + l_exp_sum_i2  |      804|      804|        67|          -|          -|    12|        no|
        | + l_gemm_i4     |    11028|    11028|       919|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    137|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    1974|   2980|    -|
|Memory           |       13|    -|      96|     12|    0|
|Multiplexer      |        -|    -|       -|    886|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       13|    7|    2202|   4015|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    3|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184                   |Self_attention_Pipeline_VITIS_LOOP_105_1                   |        0|   0|    6|    49|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217  |Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2  |        0|   0|   35|   160|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174    |Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2    |        0|   0|   27|   159|    0|
    |grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189                    |Self_attention_Pipeline_l_S_k_0_k1_l_j2                    |        0|   0|  349|   235|    0|
    |grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245                    |Self_attention_Pipeline_l_S_k_0_k2_l_j6                    |        0|   0|  287|   207|    0|
    |grp_Self_attention_Pipeline_l_j3_fu_204                               |Self_attention_Pipeline_l_j3                               |        0|   0|  153|   107|    0|
    |grp_Self_attention_Pipeline_l_j4_fu_222                               |Self_attention_Pipeline_l_j4                               |        0|   7|  732|  1218|    0|
    |grp_Self_attention_Pipeline_l_j_back1_fu_197                          |Self_attention_Pipeline_l_j_back1                          |        0|   0|   11|    75|    0|
    |grp_Self_attention_Pipeline_l_j_back2_fu_253                          |Self_attention_Pipeline_l_j_back2                          |        0|   0|   20|    76|    0|
    |grp_Self_attention_Pipeline_l_j_init1_fu_179                          |Self_attention_Pipeline_l_j_init1                          |        0|   0|    6|    49|    0|
    |grp_Self_attention_Pipeline_l_j_init2_fu_232                          |Self_attention_Pipeline_l_j_init2                          |        0|   0|    9|    52|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |        0|   0|   51|   201|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |        0|   0|   57|   201|    0|
    |grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210                   |Self_attention_Pipeline_l_update_i3_l_j5                   |        0|   0|  231|   191|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                 |                                                           |        0|   7| 1974|  2980|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    |K_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    |V_h_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    |v90_U         |Self_attention_Q_h_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |v28_U         |Self_attention_v28_RAM_AUTO_1R1W         |        0|  64|   6|    0|    12|   32|     1|          384|
    |v64_U         |Self_attention_v64_RAM_AUTO_1R1W         |        2|   0|   0|    0|    64|   32|     1|         2048|
    |v88_U         |Self_attention_v88_RAM_AUTO_1R1W         |        2|   0|   0|    0|   144|   32|     1|         4608|
    |v89_U         |Self_attention_v89_RAM_AUTO_1R1W         |        1|   0|   0|    0|   144|   32|     1|         4608|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       13|  96|  12|    0|  3448|  288|     9|       110336|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_343_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln141_fu_387_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln172_fu_274_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln69_fu_295_p2                |         +|   0|  0|  13|           4|           1|
    |empty_374_fu_417_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln111_fu_374_p2               |         -|   0|  0|  15|           8|           8|
    |sub_ln89_fu_330_p2                |         -|   0|  0|  15|           8|           8|
    |icmp_ln108_fu_337_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln141_fu_381_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln172_fu_268_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln69_fu_289_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state17_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 137|          58|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |K_h_address0         |   14|          3|   10|         30|
    |K_h_ce0              |   14|          3|    1|          3|
    |K_h_we0              |    9|          2|    1|          2|
    |Q_h_address0         |   14|          3|   10|         30|
    |Q_h_ce0              |   14|          3|    1|          3|
    |Q_h_we0              |    9|          2|    1|          2|
    |V_h_address0         |   14|          3|   10|         30|
    |V_h_ce0              |   14|          3|    1|          3|
    |V_h_we0              |    9|          2|    1|          2|
    |ap_NS_fsm            |  113|         25|    1|         25|
    |grp_fu_514_ce        |   20|          4|    1|          4|
    |grp_fu_514_opcode    |   20|          4|    2|          8|
    |grp_fu_514_p0        |   20|          4|   32|        128|
    |grp_fu_514_p1        |   20|          4|   32|        128|
    |grp_fu_518_ce        |   20|          4|    1|          4|
    |grp_fu_518_p0        |   20|          4|   32|        128|
    |grp_fu_518_p1        |   20|          4|   32|        128|
    |grp_fu_522_ce        |    9|          2|    1|          2|
    |h_fu_72              |    9|          2|    4|          8|
    |i1_reg_124           |    9|          2|    4|          8|
    |i2_reg_136           |    9|          2|    4|          8|
    |i4_reg_148           |    9|          2|    4|          8|
    |inp_sumRow_address0  |   25|          5|    4|         20|
    |inp_sumRow_ce0       |   25|          5|    1|          5|
    |inp_sumRow_d0        |   14|          3|   32|         96|
    |inp_sumRow_we0       |   14|          3|    1|          3|
    |v28_address0         |   20|          4|    4|         16|
    |v28_ce0              |   20|          4|    1|          4|
    |v28_ce1              |    9|          2|    1|          2|
    |v28_d0               |   14|          3|   32|         96|
    |v28_we0              |   14|          3|    1|          3|
    |v64_address0         |   20|          4|    6|         24|
    |v64_ce0              |   20|          4|    1|          4|
    |v64_ce1              |    9|          2|    1|          2|
    |v64_d0               |   14|          3|   32|         96|
    |v64_we0              |   14|          3|    1|          3|
    |v88_address0         |   31|          6|    8|         48|
    |v88_address1         |   14|          3|    8|         24|
    |v88_ce0              |   31|          6|    1|          6|
    |v88_ce1              |   14|          3|    1|          3|
    |v88_d0               |   25|          5|   32|        160|
    |v88_we0              |   25|          5|    1|          5|
    |v89_address0         |   14|          3|    8|         24|
    |v89_ce0              |   14|          3|    1|          3|
    |v89_we0              |    9|          2|    1|          2|
    |v90_address0         |   20|          4|   10|         40|
    |v90_ce0              |   20|          4|    1|          4|
    |v90_d0               |   14|          3|   32|         96|
    |v90_we0              |   14|          3|    1|          3|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  886|        185|  409|       1484|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_476                                                                  |   4|   0|    4|          0|
    |add_ln141_reg_499                                                                  |   4|   0|    4|          0|
    |add_ln172_reg_443                                                                  |   4|   0|    4|          0|
    |add_ln69_reg_457                                                                   |   4|   0|    4|          0|
    |ap_CS_fsm                                                                          |  24|   0|   24|          0|
    |empty_374_reg_504                                                                  |   6|   0|    8|          2|
    |grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg                   |   1|   0|    1|          0|
    |h_fu_72                                                                            |   4|   0|    4|          0|
    |i1_reg_124                                                                         |   4|   0|    4|          0|
    |i2_reg_136                                                                         |   4|   0|    4|          0|
    |i4_reg_148                                                                         |   4|   0|    4|          0|
    |inp_sumRow_load_reg_486                                                            |  32|   0|   32|          0|
    |sub_ln111_reg_491                                                                  |   6|   0|    8|          2|
    |sub_ln89_reg_467                                                                   |   6|   0|    8|          2|
    |tmp_30_reg_509                                                                     |   4|   0|   10|          6|
    |tmp_reg_448                                                                        |   4|   0|   10|          6|
    |tmp_s_reg_462                                                                      |   4|   0|   10|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 132|   0|  156|         24|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_690_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_690_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_690_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_690_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_690_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_694_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_694_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_694_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_694_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_698_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_698_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_698_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_698_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v75_address0         |  out|   14|   ap_memory|             v75|         array|
|v75_ce0              |  out|    1|   ap_memory|             v75|         array|
|v75_q0               |   in|   32|   ap_memory|             v75|         array|
|v76_address0         |  out|   14|   ap_memory|             v76|         array|
|v76_ce0              |  out|    1|   ap_memory|             v76|         array|
|v76_q0               |   in|   32|   ap_memory|             v76|         array|
|v77_address0         |  out|   14|   ap_memory|             v77|         array|
|v77_ce0              |  out|    1|   ap_memory|             v77|         array|
|v77_q0               |   in|   32|   ap_memory|             v77|         array|
|v78_address0         |  out|   14|   ap_memory|             v78|         array|
|v78_ce0              |  out|    1|   ap_memory|             v78|         array|
|v78_we0              |  out|    1|   ap_memory|             v78|         array|
|v78_d0               |  out|   32|   ap_memory|             v78|         array|
+---------------------+-----+-----+------------+----------------+--------------+

