Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb  4 16:00:13 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_drc -file cyan_top_drc_routed.rpt -pb cyan_top_drc_routed.pb -rpx cyan_top_drc_routed.rpx
| Design       : cyan_top
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 49
+-------------+----------+-------------------------------------------------------------+--------+
| Rule        | Severity | Description                                                 | Checks |
+-------------+----------+-------------------------------------------------------------+--------+
| DPOP-1      | Warning  | PREG Output pipelining                                      | 11     |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 11     |
| PDRC-153    | Warning  | Gated clock check                                           | 1      |
| PLCK-12     | Warning  | Clock Placer Checks                                         | 9      |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1      |
| REQP-1577   | Warning  | Clock output buffering                                      | 1      |
| REQP-1580   | Warning  | Phase alignment                                             | 12     |
| RTSTAT-10   | Warning  | No routable loads                                           | 1      |
| REQP-165    | Advisory | writefirst                                                  | 2      |
+-------------+----------+-------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/PREPARE_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/PREPARE_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/TRAIL_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/ZERO_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/ZERO_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 output mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/PREPARE_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/PREPARE_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/TRAIL_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/ZERO_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/ZERO_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/TRAIL_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1 multiplier stage mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/PREPARE_TIMEOUT1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net ti_roic_integration_inst/roic_tg_gen_int/sig_mclk is a gated clock net sourced by a combinational pin ti_roic_integration_inst/roic_tg_gen_int/s_gate_on_i_2/O, cell ti_roic_integration_inst/roic_tg_gen_int/s_gate_on_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLCK-12#1 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to E13
	roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3

Related violations: <none>

PLCK-12#2 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to G15
	roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y4

Related violations: <none>

PLCK-12#3 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to J22
	roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5

Related violations: <none>

PLCK-12#4 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to G17
	roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y6

Related violations: <none>

PLCK-12#5 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to E22
	roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y7

Related violations: <none>

PLCK-12#6 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to B21
	roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y8

Related violations: <none>

PLCK-12#7 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to A18
	roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y9

Related violations: <none>

PLCK-12#8 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to B15
	roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y10

Related violations: <none>

PLCK-12#9 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/bit_clock_gen/adc_fclk_inst (IBUFDS.O) is locked to C14
	roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/bit_clock_gen/fclk_bufg_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y11

Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT ti_roic_integration_inst/roic_tg_gen_int/s_gate_on_i_2 is driving clock pin of 13 cells. This could lead to large hold time violations. Involved cells are:
ti_roic_integration_inst/roic_tg_gen_int/DF_SM0_reg,
ti_roic_integration_inst/roic_tg_gen_int/DF_SM1_reg,
ti_roic_integration_inst/roic_tg_gen_int/DF_SM2_reg,
ti_roic_integration_inst/roic_tg_gen_int/DF_SM3_reg,
ti_roic_integration_inst/roic_tg_gen_int/DF_SM4_reg,
ti_roic_integration_inst/roic_tg_gen_int/DF_SM5_reg,
ti_roic_integration_inst/roic_tg_gen_int/IRST_reg,
ti_roic_integration_inst/roic_tg_gen_int/LPF1_reg,
ti_roic_integration_inst/roic_tg_gen_int/LPF2_reg,
ti_roic_integration_inst/roic_tg_gen_int/SHR_reg,
ti_roic_integration_inst/roic_tg_gen_int/SHS_reg,
ti_roic_integration_inst/roic_tg_gen_int/TDEF_reg
ti_roic_integration_inst/roic_tg_gen_int/s_gate_on_reg
Related violations: <none>

REQP-1577#1 Warning
Clock output buffering  
MMCME2_ADV connectivity violation. The signal mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out1 on the mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst/CLKOUT1 pin of mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#7 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#8 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#9 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#10 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#11 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#12 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/deserializer/iserdese2_master. This can result in corrupted data. The roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/deserializer/iserdese2_master/CLK / roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/deserializer/iserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
36 net(s) have no routable loads. The problem bus(es) and/or net(s) are mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[24],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[25],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[26],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[27],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[28],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[29],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[24],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[25],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[26],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[27],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[28],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[29],
mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[33],
mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/cl_status_reg_bit_2,
mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_reg_0
 (the first 15 of 36 listed nets/buses).
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


