Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Sat Mar 14 15:56:53 2020
| Host         : oceanbalcony running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file mmult_hw_control_sets_placed.rpt
| Design       : mmult_hw
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   105 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             658 |          296 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           27 |
| Yes          | No                    | No                     |            3419 |         1072 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              89 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
| Clock Signal |                            Enable Signal                            |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  ap_clk      | offset_buf_V_U/mmult_hw_offset_bbkb_ram_U/WEA[0]                    | mmult_hw_CONTROL_BUS_s_axi_U/SR[0]        |                1 |              3 |
|  ap_clk      | mmult_hw_CONTROL_BUS_s_axi_U/waddr                                  |                                           |                2 |              4 |
|  ap_clk      | ap_CS_fsm_state5                                                    |                                           |                1 |              4 |
|  ap_clk      | mmult_hw_CONTROL_BUS_s_axi_U/ar_hs                                  |                                           |                2 |              5 |
|  ap_clk      | arrayNo1_cast_cast_reg_217210                                       |                                           |                1 |              6 |
|  ap_clk      | arrayNo_cast_cast_reg_203950                                        |                                           |                1 |              6 |
|  ap_clk      | is_idx_2_reg_111961                                                 | j_reg_11206                               |                1 |              6 |
|  ap_clk      | is_idx_5_reg_112751                                                 | j2_reg_11285                              |                1 |              6 |
|  ap_clk      |                                                                     | ap_NS_fsm1236_out                         |                4 |              7 |
|  ap_clk      | indvar_flatten_reg_112960                                           |                                           |                4 |              7 |
|  ap_clk      | ap_CS_fsm_state27                                                   | i5_reg_11350                              |                2 |              7 |
|  ap_clk      | ap_CS_fsm_state23                                                   |                                           |                1 |              7 |
|  ap_clk      | ap_CS_fsm_state10                                                   |                                           |                3 |              7 |
|  ap_clk      | ap_CS_fsm_state13                                                   | i3_reg_11264                              |                4 |              7 |
|  ap_clk      | is_idx_2_reg_11196[8]_i_1_n_6                                       |                                           |                4 |              9 |
|  ap_clk      | p_1_in                                                              |                                           |                5 |             10 |
|  ap_clk      | j3_mid2_reg_217390                                                  |                                           |                7 |             10 |
|  ap_clk      | ap_CS_fsm_state22                                                   |                                           |                3 |             11 |
|  ap_clk      | ap_NS_fsm1238_out                                                   |                                           |                5 |             13 |
|  ap_clk      | ap_CS_fsm_state8                                                    | ap_CS_fsm_state4                          |                2 |             14 |
|  ap_clk      | indvar_flatten_reg_112960                                           | ap_NS_fsm1236_out                         |                5 |             14 |
|  ap_clk      | j4_reg_113710                                                       |                                           |                4 |             16 |
|  ap_clk      | os_idx_2_reg_11361[15]_i_1_n_6                                      |                                           |                9 |             16 |
|  ap_clk      | ap_NS_fsm[7]                                                        |                                           |                4 |             17 |
|  ap_clk      | is_idx_5_reg_11275[0]_i_1_n_6                                       |                                           |                5 |             19 |
|  ap_clk      | ap_CS_fsm_pp3_stage0                                                |                                           |               11 |             19 |
|  ap_clk      | p_1_in6_in                                                          |                                           |                5 |             23 |
|  ap_clk      | p_0_in9_in                                                          |                                           |                7 |             25 |
|  ap_clk      | ap_NS_fsm[12]                                                       |                                           |                8 |             32 |
|  ap_clk      | ap_NS_fsm1                                                          | ap_NS_fsm1241_out                         |                8 |             32 |
|  ap_clk      |                                                                     | mmult_hw_CONTROL_BUS_s_axi_U/ap_rst_n_inv |               23 |             49 |
|  ap_clk      | weight_buf_8_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_23_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_7_7_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[0]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_6_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_5_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_4_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_3_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_31_6_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[0]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_30_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in               |                                           |               16 |             64 |
|  ap_clk      | weight_buf_2_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in                |                                           |               16 |             64 |
|  ap_clk      | weight_buf_29_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_28_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_27_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_26_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in               |                                           |               16 |             64 |
|  ap_clk      | weight_buf_25_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_24_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | in_buf_4_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_27_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_23_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | out_stream_data_V_1_load_B                                          |                                           |               23 |             64 |
|  ap_clk      | out_stream_data_V_1_load_A                                          |                                           |               28 |             64 |
|  ap_clk      | in_buf_21_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_22_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_24_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_25_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_26_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | weight_buf_9_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0           |                                           |               16 |             64 |
|  ap_clk      | in_buf_11_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_28_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_29_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_stream_data_V_0_load_B                                           |                                           |               22 |             64 |
|  ap_clk      | in_stream_data_V_0_load_A                                           |                                           |               24 |             64 |
|  ap_clk      | in_buf_2_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_30_7_V_U/mmult_hw_in_buf_0ekP_ram_U/p_0_in                   |                                           |               16 |             64 |
|  ap_clk      | in_buf_14_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_1_7_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[0]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_19_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_10_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_18_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_17_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_0_7_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[0]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_16_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_15_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | weight_buf_21_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | in_buf_13_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_9_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_8_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_12_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | in_buf_7_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_6_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_5_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_3_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0               |                                           |               16 |             64 |
|  ap_clk      | in_buf_31_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | weight_buf_22_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in               |                                           |               16 |             64 |
|  ap_clk      | weight_buf_20_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_1_7_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[0]_0           |                                           |               16 |             64 |
|  ap_clk      | weight_buf_19_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_18_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in               |                                           |               16 |             64 |
|  ap_clk      | weight_buf_17_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_16_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_15_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_14_0_V_U/mmult_hw_weight_bcud_ram_U/tmp116_reg_26148_reg |                                           |               16 |             64 |
|  ap_clk      | weight_buf_13_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_12_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_11_1_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[7]_0          |                                           |               16 |             64 |
|  ap_clk      | weight_buf_10_7_V_U/mmult_hw_weight_bcud_ram_U/p_0_in               |                                           |               16 |             64 |
|  ap_clk      | weight_buf_0_7_V_U/mmult_hw_weight_bcud_ram_U/q0_reg[0]_0           |                                           |               16 |             64 |
|  ap_clk      | in_buf_20_1_V_U/mmult_hw_in_buf_0ekP_ram_U/q0_reg[7]_0              |                                           |               16 |             64 |
|  ap_clk      | tmp129_reg_26713[21]_i_1_n_6                                        |                                           |               18 |             67 |
|  ap_clk      | tmp130_reg_26683[20]_i_1_n_6                                        |                                           |               49 |            178 |
|  ap_clk      | tmp132_reg_26583[18]_i_1_n_6                                        |                                           |              163 |            620 |
|  ap_clk      |                                                                     |                                           |              298 |            669 |
|  ap_clk      | in_buf_0_1_V_U/mmult_hw_in_buf_0ekP_ram_U/E[0]                      |                                           |              314 |           1016 |
|  ap_clk      | weight_buf_0_1_V_U/mmult_hw_weight_bcud_ram_U/E[0]                  |                                           |              339 |           1016 |
+--------------+---------------------------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     4 |
| 7      |                     6 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    84 |
+--------+-----------------------+


