Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  9 11:24:01 2023
| Host         : DESKTOP-28O1IPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AIRFRYER_timing_summary_routed.rpt -pb AIRFRYER_timing_summary_routed.pb -rpx AIRFRYER_timing_summary_routed.rpx -warn_on_violation
| Design       : AIRFRYER
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.715ns  (logic 4.110ns (47.157%)  route 4.605ns (52.843%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[6]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_Control_Anodo/refrescar_anodo_reg[6]/Q
                         net (fo=1, routed)           4.605     5.024    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.691     8.715 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.715    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 4.165ns (57.573%)  route 3.070ns (42.427%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_Control_Anodo/refrescar_anodo_reg[2]/Q
                         net (fo=1, routed)           3.070     3.489    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746     7.235 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.235    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 4.009ns (59.892%)  route 2.685ns (40.108%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[7]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_Control_Anodo/refrescar_anodo_reg[7]/Q
                         net (fo=1, routed)           2.685     3.141    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.694 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.694    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 4.008ns (63.357%)  route 2.318ns (36.643%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[3]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_Control_Anodo/refrescar_anodo_reg[3]/Q
                         net (fo=1, routed)           2.318     2.774    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.326 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.326    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 3.992ns (65.350%)  route 2.116ns (34.650%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[0]/C
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_Control_Anodo/refrescar_anodo_reg[0]/Q
                         net (fo=1, routed)           2.116     2.572    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.108 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.108    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 3.992ns (65.474%)  route 2.105ns (34.526%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[1]/C
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_Control_Anodo/refrescar_anodo_reg[1]/Q
                         net (fo=1, routed)           2.105     2.561    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.096 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.096    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.020ns  (logic 4.144ns (68.834%)  route 1.876ns (31.166%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[4]/C
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  Inst_Control_Anodo/refrescar_anodo_reg[4]/Q
                         net (fo=1, routed)           1.876     2.295    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.725     6.020 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.020    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/refrescar_anodo_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 4.008ns (67.755%)  route 1.907ns (32.245%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDSE                         0.000     0.000 r  Inst_Control_Anodo/refrescar_anodo_reg[5]/C
    SLICE_X0Y79          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_Control_Anodo/refrescar_anodo_reg[5]/Q
                         net (fo=1, routed)           1.907     2.363    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     5.915 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.915    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 0.580ns (24.589%)  route 1.779ns (75.411%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_Control_Anodo/FSM_sequential_flag_reg[2]/Q
                         net (fo=8, routed)           0.466     0.922    Inst_Control_Anodo/flag[2]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     1.046 r  Inst_Control_Anodo/refrescar_anodo[5]_i_1/O
                         net (fo=2, routed)           1.313     2.359    Inst_Control_Anodo/refrescar_anodo[5]_i_1_n_0
    SLICE_X0Y78          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.580ns (27.900%)  route 1.499ns (72.100%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[2]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Inst_Control_Anodo/FSM_sequential_flag_reg[2]/Q
                         net (fo=8, routed)           0.466     0.922    Inst_Control_Anodo/flag[2]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     1.046 r  Inst_Control_Anodo/refrescar_anodo[5]_i_1/O
                         net (fo=2, routed)           1.033     2.079    Inst_Control_Anodo/refrescar_anodo[5]_i_1_n_0
    SLICE_X0Y79          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.142     0.283    Inst_Control_Anodo/flag[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.328 r  Inst_Control_Anodo/refrescar_anodo[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    Inst_Control_Anodo/refrescar_anodo[1]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.142     0.283    Inst_Control_Anodo/flag[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.048     0.331 r  Inst_Control_Anodo/refrescar_anodo[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    Inst_Control_Anodo/refrescar_anodo[4]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.143     0.284    Inst_Control_Anodo/flag[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.049     0.333 r  Inst_Control_Anodo/refrescar_anodo[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Inst_Control_Anodo/refrescar_anodo[0]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/FSM_sequential_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.202     0.343    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.042     0.385 r  Inst_Control_Anodo/FSM_sequential_flag[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    Inst_Control_Anodo/p_0_out[1]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/FSM_sequential_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/FSM_sequential_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.202     0.343    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  Inst_Control_Anodo/FSM_sequential_flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    Inst_Control_Anodo/p_0_out[0]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.204     0.345    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.043     0.388 r  Inst_Control_Anodo/refrescar_anodo[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    Inst_Control_Anodo/p_1_in[2]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/FSM_sequential_flag_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.204     0.345    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.390 r  Inst_Control_Anodo/FSM_sequential_flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    Inst_Control_Anodo/p_0_out[2]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/FSM_sequential_flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.224%)  route 0.235ns (55.776%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.235     0.376    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  Inst_Control_Anodo/refrescar_anodo[3]_i_1/O
                         net (fo=1, routed)           0.000     0.421    Inst_Control_Anodo/p_1_in[3]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.224%)  route 0.235ns (55.776%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Control_Anodo/FSM_sequential_flag_reg[0]/Q
                         net (fo=10, routed)          0.235     0.376    Inst_Control_Anodo/flag[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.421 r  Inst_Control_Anodo/refrescar_anodo[6]_i_1/O
                         net (fo=1, routed)           0.000     0.421    Inst_Control_Anodo/p_1_in[6]
    SLICE_X1Y89          FDRE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Control_Anodo/FSM_sequential_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Control_Anodo/refrescar_anodo_reg[5]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.128ns (29.981%)  route 0.299ns (70.019%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  Inst_Control_Anodo/FSM_sequential_flag_reg[1]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_Control_Anodo/FSM_sequential_flag_reg[1]/Q
                         net (fo=10, routed)          0.299     0.427    Inst_Control_Anodo/flag[1]
    SLICE_X0Y79          FDSE                                         r  Inst_Control_Anodo/refrescar_anodo_reg[5]/S
  -------------------------------------------------------------------    -------------------





