$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % s $end
  $var wire  1 & y $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % s $end
   $var wire  1 & y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
#1
1$
1&
#2
0#
0$
0&
#3
1#
#4
0#
1$
1&
#5
0$
0%
0&
#6
1%
#7
1$
1&
#8
0$
0%
0&
#9
1#
1$
1%
1&
#10
0$
0%
#11
0#
1$
1%
#12
1#
0$
0&
#13
0#
1$
1&
#14
1#
0%
#15
0$
#16
1%
0&
#17
0#
1$
0%
#18
#19
0$
1%
