

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s'
================================================================
* Date:           Fri Nov 17 13:24:56 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2716|     2716| 27.160 us | 27.160 us |  2716|  2716|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SoftmaxArrayLoop  |     2714|     2714|        15|          4|          4|   676|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|    573|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        0|      -|     457|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     457|    811|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table8_U      |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8    |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table10_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_287_p2                      |     *    |      1|  0|   7|          18|          17|
    |i_fu_323_p2                        |     +    |      0|  0|  14|          10|           1|
    |p_Val2_20_fu_763_p2                |     +    |      0|  0|  25|          18|          18|
    |p_Val2_23_fu_792_p2                |     +    |      0|  0|  25|          18|          18|
    |p_Val2_27_fu_836_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_822_p2                    |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_10_fu_553_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_443_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_498_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_388_p2               |     -    |      0|  0|  24|          17|          17|
    |and_ln786_10_fu_581_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_471_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_526_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_416_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage2_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op169          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op32           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_865_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_7_fu_351_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_367_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_345_p2              |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln196_fu_317_p2               |   icmp   |      0|  0|  13|          10|          10|
    |or_ln340_10_fu_544_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_599_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_879_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_489_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_434_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_Val2_24_fu_777_p3                |  select  |      0|  0|  18|           1|          17|
    |p_Val2_25_fu_806_p3                |  select  |      0|  0|  18|           1|          17|
    |select_ln340_19_fu_649_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_21_fu_683_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_23_fu_717_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_27_fu_884_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_615_p3             |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_691_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_11_fu_725_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_12_fu_891_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_657_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_623_p3             |  select  |      0|  0|  11|           1|          11|
    |select_ln65_7_fu_362_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_357_p3              |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_373_p3                  |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_699_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_11_fu_733_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_12_fu_898_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_665_p3                    |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_631_p3                      |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_18_fu_422_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_477_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_483_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_532_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_587_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_22_fu_870_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_2_fu_538_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_593_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_874_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_428_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_465_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_520_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_575_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_860_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_410_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      1|  0| 573|         279|         492|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_280_p4  |   9|          2|   10|         20|
    |data_V_data_0_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n         |   9|          2|    1|          2|
    |exp_table8_address0           |  27|          5|   10|         50|
    |grp_fu_287_p0                 |  15|          3|   18|         54|
    |grp_fu_287_p1                 |  27|          5|   17|         85|
    |i_0_reg_276                   |   9|          2|   10|         20|
    |res_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 206|         42|   75|        254|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |exp_res_0_V_reg_999                 |  17|   0|   17|          0|
    |exp_res_0_V_reg_999_pp0_iter2_reg   |  17|   0|   17|          0|
    |exp_res_1_V_reg_1010                |  17|   0|   17|          0|
    |exp_res_1_V_reg_1010_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_1021                |  17|   0|   17|          0|
    |exp_res_2_V_reg_1021_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_1032                |  17|   0|   17|          0|
    |exp_res_3_V_reg_1032_pp0_iter2_reg  |  17|   0|   17|          0|
    |i_0_reg_276                         |  10|   0|   10|          0|
    |i_reg_935                           |  10|   0|   10|          0|
    |icmp_ln1496_7_reg_969               |   1|   0|    1|          0|
    |icmp_ln1496_reg_964                 |   1|   0|    1|          0|
    |icmp_ln196_reg_931                  |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_1062              |  18|   0|   18|          0|
    |p_Result_23_reg_1037                |   1|   0|    1|          0|
    |p_Result_24_reg_1044                |   1|   0|    1|          0|
    |sext_ln241_reg_1067                 |  26|   0|   26|          0|
    |tmp_20_reg_1051                     |  10|   0|   10|          0|
    |tmp_data_0_V_1_reg_940              |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1072               |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_946              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1077               |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_952              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1082               |  16|   0|   16|          0|
    |tmp_data_3_V_1_reg_958              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1087               |  16|   0|   16|          0|
    |y_V_10_reg_984                      |  10|   0|   10|          0|
    |y_V_11_reg_989                      |  10|   0|   10|          0|
    |y_V_9_reg_979                       |  10|   0|   10|          0|
    |y_V_reg_974                         |  10|   0|   10|          0|
    |icmp_ln196_reg_931                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 457|  32|  394|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str322, i32 0, i32 0, [1 x i8]* @p_str323, [1 x i8]* @p_str324, [1 x i8]* @p_str325, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str326, [1 x i8]* @p_str327)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str329, i32 0, i32 0, [1 x i8]* @p_str330, [1 x i8]* @p_str331, [1 x i8]* @p_str332, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str333, [1 x i8]* @p_str334)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str336, i32 0, i32 0, [1 x i8]* @p_str337, [1 x i8]* @p_str338, [1 x i8]* @p_str339, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str340, [1 x i8]* @p_str341)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str343, i32 0, i32 0, [1 x i8]* @p_str344, [1 x i8]* @p_str345, [1 x i8]* @p_str346, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str347, [1 x i8]* @p_str348)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str350, i32 0, i32 0, [1 x i8]* @p_str351, [1 x i8]* @p_str352, [1 x i8]* @p_str353, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str354, [1 x i8]* @p_str355)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str357, i32 0, i32 0, [1 x i8]* @p_str358, [1 x i8]* @p_str359, [1 x i8]* @p_str360, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str361, [1 x i8]* @p_str362)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str364, i32 0, i32 0, [1 x i8]* @p_str365, [1 x i8]* @p_str366, [1 x i8]* @p_str367, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str368, [1 x i8]* @p_str369)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str371, i32 0, i32 0, [1 x i8]* @p_str372, [1 x i8]* @p_str373, [1 x i8]* @p_str374, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str375, [1 x i8]* @p_str376)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %i, %SoftmaxArrayLoop_begin ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln196 = icmp eq i10 %i_0, -348" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 28 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %1, label %SoftmaxArrayLoop_begin" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.06>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%empty_28 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 32 'read' 'empty_28' <Predicate = (!icmp_ln196)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 0" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 33 'extractvalue' 'tmp_data_0_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 1" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 34 'extractvalue' 'tmp_data_1_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 2" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 35 'extractvalue' 'tmp_data_2_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_3_V_1 = extractvalue { i16, i16, i16, i16 } %empty_28, 3" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 36 'extractvalue' 'tmp_data_3_V_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %tmp_data_0_V_1, %tmp_data_1_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 37 'icmp' 'icmp_ln1496' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp slt i16 %tmp_data_2_V_1, %tmp_data_3_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 38 'icmp' 'icmp_ln1496_7' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.07>
ST_4 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %tmp_data_1_V_1, i16 %tmp_data_0_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 39 'select' 'select_ln65' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln65_7 = select i1 %icmp_ln1496_7, i16 %tmp_data_3_V_1, i16 %tmp_data_2_V_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 40 'select' 'select_ln65_7' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp slt i16 %select_ln65, %select_ln65_7" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 41 'icmp' 'icmp_ln1496_8' <Predicate = (!icmp_ln196)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%x_max_V = select i1 %icmp_ln1496_8, i16 %select_ln65_7, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 42 'select' 'x_max_V' <Predicate = (!icmp_ln196)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmp_data_0_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 43 'sext' 'sext_ln703' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 44 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 45 'sub' 'sub_ln1193' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 46 'bitselect' 'tmp_35' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 47 'bitselect' 'tmp_36' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_36, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 48 'xor' 'xor_ln786' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_35, %xor_ln786" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 49 'and' 'and_ln786' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_18 = xor i1 %tmp_35, %tmp_36" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 50 'xor' 'xor_ln340_18' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_35, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 51 'xor' 'xor_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_36, %xor_ln340" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 52 'or' 'or_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i16 %tmp_data_1_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 53 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.07ns)   --->   "%sub_ln1193_8 = sub i17 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 54 'sub' 'sub_ln1193_8' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 55 'bitselect' 'tmp_37' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 56 'bitselect' 'tmp_38' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_1 = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 57 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_8 = and i1 %tmp_37, %xor_ln786_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 58 'and' 'and_ln786_8' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_19 = xor i1 %tmp_37, %tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 59 'xor' 'xor_ln340_19' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_1 = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 60 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%or_ln340_9 = or i1 %tmp_38, %xor_ln340_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 61 'or' 'or_ln340_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i16 %tmp_data_2_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 62 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.07ns)   --->   "%sub_ln1193_9 = sub i17 %sext_ln703_11, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 63 'sub' 'sub_ln1193_9' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 64 'bitselect' 'tmp_39' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 65 'bitselect' 'tmp_40' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_2 = xor i1 %tmp_40, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 66 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_9 = and i1 %tmp_39, %xor_ln786_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 67 'and' 'and_ln786_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_20 = xor i1 %tmp_39, %tmp_40" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 68 'xor' 'xor_ln340_20' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_2 = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 69 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%or_ln340_10 = or i1 %tmp_40, %xor_ln340_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 70 'or' 'or_ln340_10' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i16 %tmp_data_3_V_1 to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 71 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.07ns)   --->   "%sub_ln1193_10 = sub i17 %sext_ln703_12, %sext_ln703_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 72 'sub' 'sub_ln1193_10' <Predicate = (!icmp_ln196)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_10, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 73 'bitselect' 'tmp_41' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_10, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 74 'bitselect' 'tmp_42' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_3 = xor i1 %tmp_42, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 75 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_10 = and i1 %tmp_41, %xor_ln786_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 76 'and' 'and_ln786_10' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%xor_ln340_21 = xor i1 %tmp_41, %tmp_42" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 77 'xor' 'xor_ln340_21' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%xor_ln340_3 = xor i1 %tmp_41, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 78 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%or_ln340_11 = or i1 %tmp_42, %xor_ln340_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 79 'or' 'or_ln340_11' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_18, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 81 'select' 'select_ln340' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 82 'select' 'select_ln388' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 83 'select' 'y_V' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_8, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 84 'partselect' 'tmp_17' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%select_ln340_19 = select i1 %xor_ln340_19, i10 511, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 85 'select' 'select_ln340_19' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_8, i10 -512, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 86 'select' 'select_ln388_9' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_9 = select i1 %or_ln340_9, i10 %select_ln340_19, i10 %select_ln388_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 87 'select' 'y_V_9' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_9, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 88 'partselect' 'tmp_18' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%select_ln340_21 = select i1 %xor_ln340_20, i10 511, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 89 'select' 'select_ln340_21' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_9, i10 -512, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 90 'select' 'select_ln388_10' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_10 = select i1 %or_ln340_10, i10 %select_ln340_21, i10 %select_ln388_10" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 91 'select' 'y_V_10' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_10, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 92 'partselect' 'tmp_19' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y_V_11)   --->   "%select_ln340_23 = select i1 %xor_ln340_21, i10 511, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 93 'select' 'select_ln340_23' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_10, i10 -512, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 94 'select' 'select_ln388_11' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_11 = select i1 %or_ln340_11, i10 %select_ln340_23, i10 %select_ln388_11" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 95 'select' 'y_V_11' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 96 'zext' 'zext_ln225' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%exp_table8_addr = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 97 'getelementptr' 'exp_table8_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 98 'load' 'exp_res_0_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 99 'load' 'exp_res_0_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 100 'zext' 'zext_ln225_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%exp_table8_addr_1 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 101 'getelementptr' 'exp_table8_addr_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table8_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 102 'load' 'exp_res_1_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table8_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 103 'load' 'exp_res_1_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 104 'zext' 'zext_ln225_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%exp_table8_addr_2 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 105 'getelementptr' 'exp_table8_addr_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table8_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 106 'load' 'exp_res_2_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table8_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 107 'load' 'exp_res_2_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_V_11 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 108 'zext' 'zext_ln225_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%exp_table8_addr_3 = getelementptr [1024 x i17]* @exp_table8, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 109 'getelementptr' 'exp_table8_addr_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table8_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 110 'load' 'exp_res_3_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 8.25>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table8_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 111 'load' 'exp_res_3_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_18 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 112 'zext' 'p_Val2_18' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_19 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 113 'zext' 'p_Val2_19' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.10ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %p_Val2_19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 114 'add' 'p_Val2_20' <Predicate = (!icmp_ln196)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.75ns)   --->   "%p_Val2_24 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 116 'select' 'p_Val2_24' <Predicate = (!icmp_ln196)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_21 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 117 'zext' 'p_Val2_21' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_22 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 118 'zext' 'p_Val2_22' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (2.10ns)   --->   "%p_Val2_23 = add i18 %p_Val2_21, %p_Val2_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 119 'add' 'p_Val2_23' <Predicate = (!icmp_ln196)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_23, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 120 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.75ns)   --->   "%p_Val2_25 = select i1 %p_Result_22, i18 131071, i18 %p_Val2_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 121 'select' 'p_Val2_25' <Predicate = (!icmp_ln196)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_24 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 122 'sext' 'lhs_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_25 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 123 'sext' 'rhs_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 124 'add' 'ret_V' <Predicate = (!icmp_ln196)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 125 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (2.13ns)   --->   "%p_Val2_27 = add i18 %p_Val2_25, %p_Val2_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 126 'add' 'p_Val2_27' <Predicate = (!icmp_ln196)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_27, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 127 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_27, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 128 'partselect' 'tmp_20' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.21>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_9 = xor i1 %p_Result_24, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 129 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow = and i1 %p_Result_23, %xor_ln786_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 130 'and' 'underflow' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%xor_ln340_22 = xor i1 %p_Result_23, %p_Result_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 131 'xor' 'xor_ln340_22' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%xor_ln340_9 = xor i1 %p_Result_23, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 132 'xor' 'xor_ln340_9' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%or_ln340_12 = or i1 %p_Result_24, %xor_ln340_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 133 'or' 'or_ln340_12' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node y_V_12)   --->   "%select_ln340_27 = select i1 %xor_ln340_22, i10 511, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 134 'select' 'select_ln340_27' <Predicate = (!icmp_ln196)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow, i10 -512, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 135 'select' 'select_ln388_12' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_12 = select i1 %or_ln340_12, i10 %select_ln340_27, i10 %select_ln388_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 136 'select' 'y_V_12' <Predicate = (!icmp_ln196)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_V_12 to i64" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 137 'zext' 'zext_ln235' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%invert_table10_addr = getelementptr [1024 x i18]* @invert_table10, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 138 'getelementptr' 'invert_table10_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table10_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 139 'load' 'inv_exp_sum_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table10_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 140 'load' 'inv_exp_sum_V' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 5.59>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 141 'sext' 'sext_ln241' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 142 'zext' 'zext_ln1118' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (5.59ns)   --->   "%mul_ln1118 = mul i26 %sext_ln241, %zext_ln1118" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 143 'mul' 'mul_ln1118' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 144 'partselect' 'tmp_data_0_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.59>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 145 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln1118_8 = mul i26 %sext_ln241, %zext_ln1118_8" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 146 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_8, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 147 'partselect' 'tmp_data_1_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.59>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 148 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln1118_9 = mul i26 %sext_ln241, %zext_ln1118_9" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 149 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_9, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 150 'partselect' 'tmp_data_2_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.59>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 151 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (5.59ns)   --->   "%mul_ln1118_10 = mul i26 %sext_ln241, %zext_ln1118_10" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 152 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln196)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_10, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 153 'partselect' 'tmp_data_3_V' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 154 'specloopname' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str19)" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 155 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:197]   --->   Operation 156 'specpipeline' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 157 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 158 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 159 'specregionend' 'empty_29' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 160 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 161 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 162 'specregionend' 'empty_30' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 163 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 164 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 165 'specregionend' 'empty_31' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 166 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 167 'specresourcelimit' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 168 'specregionend' 'empty_32' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 169 'write' <Predicate = (!icmp_ln196)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str19, i32 %tmp_s)" [firmware/nnet_utils/nnet_activation_stream.h:247]   --->   Operation 170 'specregionend' 'empty_33' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 171 'br' <Predicate = (!icmp_ln196)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_table10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
br_ln196                (br               ) [ 011111111111111110]
i_0                     (phi              ) [ 001000000000000000]
icmp_ln196              (icmp             ) [ 001111111111111110]
empty                   (speclooptripcount) [ 000000000000000000]
i                       (add              ) [ 011111111111111110]
br_ln196                (br               ) [ 000000000000000000]
empty_28                (read             ) [ 000000000000000000]
tmp_data_0_V_1          (extractvalue     ) [ 000010000000000000]
tmp_data_1_V_1          (extractvalue     ) [ 000010000000000000]
tmp_data_2_V_1          (extractvalue     ) [ 000010000000000000]
tmp_data_3_V_1          (extractvalue     ) [ 000010000000000000]
icmp_ln1496             (icmp             ) [ 000010000000000000]
icmp_ln1496_7           (icmp             ) [ 000010000000000000]
select_ln65             (select           ) [ 000000000000000000]
select_ln65_7           (select           ) [ 000000000000000000]
icmp_ln1496_8           (icmp             ) [ 000000000000000000]
x_max_V                 (select           ) [ 000000000000000000]
sext_ln703              (sext             ) [ 000000000000000000]
sext_ln703_9            (sext             ) [ 000000000000000000]
sub_ln1193              (sub              ) [ 000000000000000000]
tmp_35                  (bitselect        ) [ 000000000000000000]
tmp_36                  (bitselect        ) [ 000000000000000000]
xor_ln786               (xor              ) [ 000000000000000000]
and_ln786               (and              ) [ 000000000000000000]
xor_ln340_18            (xor              ) [ 000000000000000000]
xor_ln340               (xor              ) [ 000000000000000000]
or_ln340                (or               ) [ 000000000000000000]
sext_ln703_10           (sext             ) [ 000000000000000000]
sub_ln1193_8            (sub              ) [ 000000000000000000]
tmp_37                  (bitselect        ) [ 000000000000000000]
tmp_38                  (bitselect        ) [ 000000000000000000]
xor_ln786_1             (xor              ) [ 000000000000000000]
and_ln786_8             (and              ) [ 000000000000000000]
xor_ln340_19            (xor              ) [ 000000000000000000]
xor_ln340_1             (xor              ) [ 000000000000000000]
or_ln340_9              (or               ) [ 000000000000000000]
sext_ln703_11           (sext             ) [ 000000000000000000]
sub_ln1193_9            (sub              ) [ 000000000000000000]
tmp_39                  (bitselect        ) [ 000000000000000000]
tmp_40                  (bitselect        ) [ 000000000000000000]
xor_ln786_2             (xor              ) [ 000000000000000000]
and_ln786_9             (and              ) [ 000000000000000000]
xor_ln340_20            (xor              ) [ 000000000000000000]
xor_ln340_2             (xor              ) [ 000000000000000000]
or_ln340_10             (or               ) [ 000000000000000000]
sext_ln703_12           (sext             ) [ 000000000000000000]
sub_ln1193_10           (sub              ) [ 000000000000000000]
tmp_41                  (bitselect        ) [ 000000000000000000]
tmp_42                  (bitselect        ) [ 000000000000000000]
xor_ln786_3             (xor              ) [ 000000000000000000]
and_ln786_10            (and              ) [ 000000000000000000]
xor_ln340_21            (xor              ) [ 000000000000000000]
xor_ln340_3             (xor              ) [ 000000000000000000]
or_ln340_11             (or               ) [ 000000000000000000]
tmp                     (partselect       ) [ 000000000000000000]
select_ln340            (select           ) [ 000000000000000000]
select_ln388            (select           ) [ 000000000000000000]
y_V                     (select           ) [ 000001000000000000]
tmp_17                  (partselect       ) [ 000000000000000000]
select_ln340_19         (select           ) [ 000000000000000000]
select_ln388_9          (select           ) [ 000000000000000000]
y_V_9                   (select           ) [ 001001100000000000]
tmp_18                  (partselect       ) [ 000000000000000000]
select_ln340_21         (select           ) [ 000000000000000000]
select_ln388_10         (select           ) [ 000000000000000000]
y_V_10                  (select           ) [ 001101110000000000]
tmp_19                  (partselect       ) [ 000000000000000000]
select_ln340_23         (select           ) [ 000000000000000000]
select_ln388_11         (select           ) [ 000000000000000000]
y_V_11                  (select           ) [ 001111111000000000]
zext_ln225              (zext             ) [ 000000000000000000]
exp_table8_addr         (getelementptr    ) [ 001000100000000000]
exp_res_0_V             (load             ) [ 001111011111100000]
zext_ln225_1            (zext             ) [ 000000000000000000]
exp_table8_addr_1       (getelementptr    ) [ 000100010000000000]
exp_res_1_V             (load             ) [ 001111001111110000]
zext_ln225_2            (zext             ) [ 000000000000000000]
exp_table8_addr_2       (getelementptr    ) [ 000010001000000000]
exp_res_2_V             (load             ) [ 001111000111111000]
zext_ln225_3            (zext             ) [ 000000000000000000]
exp_table8_addr_3       (getelementptr    ) [ 000001000100000000]
exp_res_3_V             (load             ) [ 001111000011111100]
p_Val2_18               (zext             ) [ 000000000000000000]
p_Val2_19               (zext             ) [ 000000000000000000]
p_Val2_20               (add              ) [ 000000000000000000]
p_Result_s              (bitselect        ) [ 000000000000000000]
p_Val2_24               (select           ) [ 000000000000000000]
p_Val2_21               (zext             ) [ 000000000000000000]
p_Val2_22               (zext             ) [ 000000000000000000]
p_Val2_23               (add              ) [ 000000000000000000]
p_Result_22             (bitselect        ) [ 000000000000000000]
p_Val2_25               (select           ) [ 000000000000000000]
lhs_V                   (sext             ) [ 000000000000000000]
rhs_V                   (sext             ) [ 000000000000000000]
ret_V                   (add              ) [ 000000000000000000]
p_Result_23             (bitselect        ) [ 001000000010000000]
p_Val2_27               (add              ) [ 000000000000000000]
p_Result_24             (bitselect        ) [ 001000000010000000]
tmp_20                  (partselect       ) [ 001000000010000000]
xor_ln786_9             (xor              ) [ 000000000000000000]
underflow               (and              ) [ 000000000000000000]
xor_ln340_22            (xor              ) [ 000000000000000000]
xor_ln340_9             (xor              ) [ 000000000000000000]
or_ln340_12             (or               ) [ 000000000000000000]
select_ln340_27         (select           ) [ 000000000000000000]
select_ln388_12         (select           ) [ 000000000000000000]
y_V_12                  (select           ) [ 000000000000000000]
zext_ln235              (zext             ) [ 000000000000000000]
invert_table10_addr     (getelementptr    ) [ 000100000001000000]
inv_exp_sum_V           (load             ) [ 000010000000100000]
sext_ln241              (sext             ) [ 001101000000011100]
zext_ln1118             (zext             ) [ 000000000000000000]
mul_ln1118              (mul              ) [ 000000000000000000]
tmp_data_0_V            (partselect       ) [ 001111000000011110]
zext_ln1118_8           (zext             ) [ 000000000000000000]
mul_ln1118_8            (mul              ) [ 000000000000000000]
tmp_data_1_V            (partselect       ) [ 001110000000001110]
zext_ln1118_9           (zext             ) [ 000000000000000000]
mul_ln1118_9            (mul              ) [ 000000000000000000]
tmp_data_2_V            (partselect       ) [ 000110000000000110]
zext_ln1118_10          (zext             ) [ 000000000000000000]
mul_ln1118_10           (mul              ) [ 000000000000000000]
tmp_data_3_V            (partselect       ) [ 000010000000000010]
specloopname_ln196      (specloopname     ) [ 000000000000000000]
tmp_s                   (specregionbegin  ) [ 000000000000000000]
specpipeline_ln197      (specpipeline     ) [ 000000000000000000]
tmp_1                   (specregionbegin  ) [ 000000000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000000000]
empty_29                (specregionend    ) [ 000000000000000000]
tmp_2                   (specregionbegin  ) [ 000000000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000000000]
empty_30                (specregionend    ) [ 000000000000000000]
tmp_3                   (specregionbegin  ) [ 000000000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000000000]
empty_31                (specregionend    ) [ 000000000000000000]
tmp_4                   (specregionbegin  ) [ 000000000000000000]
specresourcelimit_ln243 (specresourcelimit) [ 000000000000000000]
empty_32                (specregionend    ) [ 000000000000000000]
write_ln246             (write            ) [ 000000000000000000]
empty_33                (specregionend    ) [ 000000000000000000]
br_ln196                (br               ) [ 011111111111111110]
ret_ln248               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_table8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="invert_table10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str374"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="empty_28_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="0" index="3" bw="16" slack="0"/>
<pin id="203" dir="0" index="4" bw="16" slack="0"/>
<pin id="204" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln246_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="16" slack="0"/>
<pin id="215" dir="0" index="4" bw="16" slack="0"/>
<pin id="216" dir="0" index="5" bw="16" slack="4"/>
<pin id="217" dir="0" index="6" bw="16" slack="3"/>
<pin id="218" dir="0" index="7" bw="16" slack="2"/>
<pin id="219" dir="0" index="8" bw="16" slack="1"/>
<pin id="220" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/16 "/>
</bind>
</comp>

<comp id="226" class="1004" name="exp_table8_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table8_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/5 exp_res_1_V/6 exp_res_2_V/7 exp_res_3_V/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exp_table8_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table8_addr_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exp_table8_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table8_addr_2/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exp_table8_addr_3_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table8_addr_3/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="invert_table10_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table10_addr/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="0"/>
<pin id="292" dir="0" index="1" bw="17" slack="0"/>
<pin id="293" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/12 mul_ln1118_8/13 mul_ln1118_9/14 mul_ln1118_10/15 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="26" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="6" slack="0"/>
<pin id="312" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/12 tmp_data_1_V/13 tmp_data_2_V/14 tmp_data_3_V/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln196_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_data_0_V_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_data_1_V_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V_1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_data_2_V_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_data_3_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln1496_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln1496_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln65_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="16" slack="1"/>
<pin id="360" dir="0" index="2" bw="16" slack="1"/>
<pin id="361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln65_7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="16" slack="1"/>
<pin id="365" dir="0" index="2" bw="16" slack="1"/>
<pin id="366" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_7/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln1496_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_max_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln703_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln703_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln1193_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_35_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="17" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_36_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="17" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln786_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln786_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln340_18_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_18/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln340_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln340_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln703_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln1193_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="0"/>
<pin id="446" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_8/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_37_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="17" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_38_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="17" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln786_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln786_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_8/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln340_19_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_19/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="xor_ln340_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln340_9_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln703_11_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sub_ln1193_9_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_9/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_39_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="17" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_40_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="17" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln786_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln786_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_9/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln340_20_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_20/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xor_ln340_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln340_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln703_12_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_12/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sub_ln1193_10_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_10/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_41_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="17" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_42_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="17" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="xor_ln786_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="and_ln786_10_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_10/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln340_21_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_21/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln340_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln340_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="0" index="1" bw="17" slack="0"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln340_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="0" index="2" bw="10" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln388_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="0"/>
<pin id="626" dir="0" index="2" bw="10" slack="0"/>
<pin id="627" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="y_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="0" index="2" bw="10" slack="0"/>
<pin id="635" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_17_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="17" slack="0"/>
<pin id="642" dir="0" index="2" bw="4" slack="0"/>
<pin id="643" dir="0" index="3" bw="5" slack="0"/>
<pin id="644" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln340_19_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="10" slack="0"/>
<pin id="652" dir="0" index="2" bw="10" slack="0"/>
<pin id="653" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_19/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln388_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="10" slack="0"/>
<pin id="660" dir="0" index="2" bw="10" slack="0"/>
<pin id="661" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_9/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="y_V_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="0"/>
<pin id="668" dir="0" index="2" bw="10" slack="0"/>
<pin id="669" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_9/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="17" slack="0"/>
<pin id="676" dir="0" index="2" bw="4" slack="0"/>
<pin id="677" dir="0" index="3" bw="5" slack="0"/>
<pin id="678" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln340_21_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="10" slack="0"/>
<pin id="686" dir="0" index="2" bw="10" slack="0"/>
<pin id="687" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_21/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="select_ln388_10_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="0" index="2" bw="10" slack="0"/>
<pin id="695" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_10/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="y_V_10_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="0" index="2" bw="10" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_10/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_19_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="0" index="1" bw="17" slack="0"/>
<pin id="710" dir="0" index="2" bw="4" slack="0"/>
<pin id="711" dir="0" index="3" bw="5" slack="0"/>
<pin id="712" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln340_23_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="10" slack="0"/>
<pin id="720" dir="0" index="2" bw="10" slack="0"/>
<pin id="721" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_23/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln388_11_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="10" slack="0"/>
<pin id="728" dir="0" index="2" bw="10" slack="0"/>
<pin id="729" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_11/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="y_V_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="0" index="2" bw="10" slack="0"/>
<pin id="737" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_11/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln225_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln225_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="2"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln225_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="3"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln225_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="4"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Val2_18_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="17" slack="3"/>
<pin id="759" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_18/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Val2_19_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="17" slack="2"/>
<pin id="762" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_19/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Val2_20_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="17" slack="0"/>
<pin id="765" dir="0" index="1" bw="17" slack="0"/>
<pin id="766" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Result_s_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="18" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_Val2_24_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="18" slack="0"/>
<pin id="780" dir="0" index="2" bw="18" slack="0"/>
<pin id="781" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Val2_21_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="17" slack="1"/>
<pin id="787" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_21/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_Val2_22_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="17" slack="0"/>
<pin id="790" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_22/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_Val2_23_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="17" slack="0"/>
<pin id="794" dir="0" index="1" bw="17" slack="0"/>
<pin id="795" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Result_22_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="18" slack="0"/>
<pin id="801" dir="0" index="2" bw="6" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_Val2_25_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="18" slack="0"/>
<pin id="809" dir="0" index="2" bw="18" slack="0"/>
<pin id="810" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_25/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="lhs_V_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="18" slack="0"/>
<pin id="816" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="rhs_V_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="18" slack="0"/>
<pin id="820" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="ret_V_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="18" slack="0"/>
<pin id="824" dir="0" index="1" bw="18" slack="0"/>
<pin id="825" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Result_23_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="19" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_Val2_27_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="18" slack="0"/>
<pin id="838" dir="0" index="1" bw="18" slack="0"/>
<pin id="839" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_Result_24_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="18" slack="0"/>
<pin id="845" dir="0" index="2" bw="6" slack="0"/>
<pin id="846" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_20_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="18" slack="0"/>
<pin id="853" dir="0" index="2" bw="5" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="xor_ln786_9_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_9/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="underflow_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="xor_ln340_22_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="0" index="1" bw="1" slack="1"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_22/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="xor_ln340_9_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="or_ln340_12_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln340_27_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="10" slack="0"/>
<pin id="887" dir="0" index="2" bw="10" slack="1"/>
<pin id="888" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_27/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln388_12_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="10" slack="0"/>
<pin id="894" dir="0" index="2" bw="10" slack="1"/>
<pin id="895" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_12/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="y_V_12_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="10" slack="0"/>
<pin id="901" dir="0" index="2" bw="10" slack="0"/>
<pin id="902" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_12/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln235_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln241_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="18" slack="1"/>
<pin id="913" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241/12 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln1118_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="17" slack="6"/>
<pin id="917" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln1118_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="17" slack="6"/>
<pin id="921" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/13 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln1118_9_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="17" slack="6"/>
<pin id="925" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_9/14 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln1118_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="17" slack="6"/>
<pin id="929" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_10/15 "/>
</bind>
</comp>

<comp id="931" class="1005" name="icmp_ln196_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln196 "/>
</bind>
</comp>

<comp id="935" class="1005" name="i_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_data_0_V_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="1"/>
<pin id="942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_data_1_V_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_data_2_V_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="1"/>
<pin id="954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_data_3_V_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="icmp_ln1496_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="969" class="1005" name="icmp_ln1496_7_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="y_V_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="1"/>
<pin id="976" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="979" class="1005" name="y_V_9_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="2"/>
<pin id="981" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_9 "/>
</bind>
</comp>

<comp id="984" class="1005" name="y_V_10_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="3"/>
<pin id="986" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="y_V_10 "/>
</bind>
</comp>

<comp id="989" class="1005" name="y_V_11_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="4"/>
<pin id="991" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="y_V_11 "/>
</bind>
</comp>

<comp id="994" class="1005" name="exp_table8_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="10" slack="1"/>
<pin id="996" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table8_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="exp_res_0_V_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="17" slack="3"/>
<pin id="1001" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="1005" class="1005" name="exp_table8_addr_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="1"/>
<pin id="1007" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table8_addr_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="exp_res_1_V_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="17" slack="2"/>
<pin id="1012" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="1016" class="1005" name="exp_table8_addr_2_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table8_addr_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="exp_res_2_V_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="17" slack="1"/>
<pin id="1023" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="1027" class="1005" name="exp_table8_addr_3_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="10" slack="1"/>
<pin id="1029" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table8_addr_3 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="exp_res_3_V_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="17" slack="6"/>
<pin id="1034" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="1037" class="1005" name="p_Result_23_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_23 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="p_Result_24_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_20_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="1"/>
<pin id="1053" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="invert_table10_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="1"/>
<pin id="1059" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table10_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="inv_exp_sum_V_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="18" slack="1"/>
<pin id="1064" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sext_ln241_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="26" slack="1"/>
<pin id="1069" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_data_0_V_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="4"/>
<pin id="1074" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_data_1_V_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="3"/>
<pin id="1079" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_data_2_V_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="2"/>
<pin id="1084" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_data_3_V_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="136" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="221"><net_src comp="196" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="152" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="152" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="152" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="152" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="152" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="126" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="313"><net_src comp="168" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="287" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="170" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="172" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="321"><net_src comp="280" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="128" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="280" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="134" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="198" pin="5"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="198" pin="5"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="198" pin="5"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="198" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="329" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="337" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="341" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="371"><net_src comp="357" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="362" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="357" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="387"><net_src comp="373" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="138" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="138" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="388" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="140" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="142" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="394" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="394" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="402" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="394" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="142" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="402" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="384" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="138" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="138" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="443" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="140" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="142" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="449" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="449" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="457" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="449" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="142" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="457" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="384" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="138" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="517"><net_src comp="138" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="498" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="140" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="142" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="504" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="504" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="512" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="504" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="142" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="512" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="384" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="138" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="553" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="36" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="138" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="553" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="140" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="142" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="559" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="559" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="567" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="559" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="142" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="567" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="144" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="388" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="146" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="140" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="422" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="148" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="605" pin="4"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="416" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="150" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="605" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="434" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="615" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="623" pin="3"/><net_sink comp="631" pin=2"/></net>

<net id="645"><net_src comp="144" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="443" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="146" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="140" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="654"><net_src comp="477" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="148" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="639" pin="4"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="471" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="150" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="639" pin="4"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="489" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="649" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="657" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="679"><net_src comp="144" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="498" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="146" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="140" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="688"><net_src comp="532" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="148" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="673" pin="4"/><net_sink comp="683" pin=2"/></net>

<net id="696"><net_src comp="526" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="150" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="673" pin="4"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="544" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="683" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="691" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="713"><net_src comp="144" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="553" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="146" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="140" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="722"><net_src comp="587" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="148" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="707" pin="4"/><net_sink comp="717" pin=2"/></net>

<net id="730"><net_src comp="581" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="150" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="707" pin="4"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="599" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="717" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="725" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="741" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="748"><net_src comp="745" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="756"><net_src comp="753" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="154" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="156" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="769" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="158" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="763" pin="2"/><net_sink comp="777" pin=2"/></net>

<net id="791"><net_src comp="233" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="785" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="154" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="156" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="158" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="792" pin="2"/><net_sink comp="806" pin=2"/></net>

<net id="817"><net_src comp="777" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="806" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="814" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="160" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="162" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="806" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="777" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="154" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="156" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="856"><net_src comp="164" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="836" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="166" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="156" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="864"><net_src comp="142" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="860" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="878"><net_src comp="142" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="870" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="148" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="896"><net_src comp="865" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="150" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="903"><net_src comp="879" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="884" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="891" pin="3"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="898" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="914"><net_src comp="911" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="918"><net_src comp="915" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="922"><net_src comp="919" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="926"><net_src comp="923" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="930"><net_src comp="927" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="934"><net_src comp="317" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="323" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="943"><net_src comp="329" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="949"><net_src comp="333" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="955"><net_src comp="337" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="961"><net_src comp="341" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="967"><net_src comp="345" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="972"><net_src comp="351" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="977"><net_src comp="631" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="982"><net_src comp="665" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="987"><net_src comp="699" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="992"><net_src comp="733" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="997"><net_src comp="226" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1002"><net_src comp="233" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1008"><net_src comp="239" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1013"><net_src comp="233" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1019"><net_src comp="247" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1024"><net_src comp="233" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1030"><net_src comp="255" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1035"><net_src comp="233" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1040"><net_src comp="828" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1047"><net_src comp="842" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1054"><net_src comp="850" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="1060"><net_src comp="263" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1065"><net_src comp="270" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1070"><net_src comp="911" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1075"><net_src comp="307" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="1080"><net_src comp="307" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="1085"><net_src comp="307" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="1090"><net_src comp="307" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="210" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_0_V | {}
	Port: data_V_data_1_V | {}
	Port: data_V_data_2_V | {}
	Port: data_V_data_3_V | {}
	Port: res_V_data_0_V | {16 }
	Port: res_V_data_1_V | {16 }
	Port: res_V_data_2_V | {16 }
	Port: res_V_data_3_V | {16 }
	Port: exp_table8 | {}
	Port: invert_table10 | {}
 - Input state : 
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : data_V_data_0_V | {3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : data_V_data_1_V | {3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : data_V_data_2_V | {3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : data_V_data_3_V | {3 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : res_V_data_0_V | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : res_V_data_1_V | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : res_V_data_2_V | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : res_V_data_3_V | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : exp_table8 | {5 6 7 8 9 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config3> : invert_table10 | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln196 : 1
		i : 1
		br_ln196 : 2
	State 3
		icmp_ln1496 : 1
		icmp_ln1496_7 : 1
	State 4
		icmp_ln1496_8 : 1
		x_max_V : 2
		sext_ln703_9 : 3
		sub_ln1193 : 4
		tmp_35 : 5
		tmp_36 : 5
		xor_ln786 : 6
		and_ln786 : 6
		xor_ln340_18 : 6
		xor_ln340 : 6
		or_ln340 : 6
		sub_ln1193_8 : 4
		tmp_37 : 5
		tmp_38 : 5
		xor_ln786_1 : 6
		and_ln786_8 : 6
		xor_ln340_19 : 6
		xor_ln340_1 : 6
		or_ln340_9 : 6
		sub_ln1193_9 : 4
		tmp_39 : 5
		tmp_40 : 5
		xor_ln786_2 : 6
		and_ln786_9 : 6
		xor_ln340_20 : 6
		xor_ln340_2 : 6
		or_ln340_10 : 6
		sub_ln1193_10 : 4
		tmp_41 : 5
		tmp_42 : 5
		xor_ln786_3 : 6
		and_ln786_10 : 6
		xor_ln340_21 : 6
		xor_ln340_3 : 6
		or_ln340_11 : 6
		tmp : 5
		select_ln340 : 6
		select_ln388 : 6
		y_V : 7
		tmp_17 : 5
		select_ln340_19 : 6
		select_ln388_9 : 6
		y_V_9 : 7
		tmp_18 : 5
		select_ln340_21 : 6
		select_ln388_10 : 6
		y_V_10 : 7
		tmp_19 : 5
		select_ln340_23 : 6
		select_ln388_11 : 6
		y_V_11 : 7
	State 5
		exp_table8_addr : 1
		exp_res_0_V : 2
	State 6
		exp_table8_addr_1 : 1
		exp_res_1_V : 2
	State 7
		exp_table8_addr_2 : 1
		exp_res_2_V : 2
	State 8
		exp_table8_addr_3 : 1
		exp_res_3_V : 2
	State 9
		p_Val2_20 : 1
		p_Result_s : 2
		p_Val2_24 : 3
		p_Val2_22 : 1
		p_Val2_23 : 2
		p_Result_22 : 3
		p_Val2_25 : 4
		lhs_V : 4
		rhs_V : 5
		ret_V : 6
		p_Result_23 : 7
		p_Val2_27 : 5
		p_Result_24 : 6
		tmp_20 : 6
	State 10
		y_V_12 : 1
		zext_ln235 : 2
		invert_table10_addr : 3
		inv_exp_sum_V : 4
	State 11
	State 12
		mul_ln1118 : 1
		tmp_data_0_V : 2
	State 13
		mul_ln1118_8 : 1
		tmp_data_1_V : 2
	State 14
		mul_ln1118_9 : 1
		tmp_data_2_V : 2
	State 15
		mul_ln1118_10 : 1
		tmp_data_3_V : 2
	State 16
		empty_29 : 1
		empty_30 : 1
		empty_31 : 1
		empty_32 : 1
		empty_33 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln65_fu_357    |    0    |    0    |    16   |
|          |   select_ln65_7_fu_362   |    0    |    0    |    16   |
|          |      x_max_V_fu_373      |    0    |    0    |    16   |
|          |    select_ln340_fu_615   |    0    |    0    |    10   |
|          |    select_ln388_fu_623   |    0    |    0    |    10   |
|          |        y_V_fu_631        |    0    |    0    |    10   |
|          |  select_ln340_19_fu_649  |    0    |    0    |    10   |
|          |   select_ln388_9_fu_657  |    0    |    0    |    10   |
|          |       y_V_9_fu_665       |    0    |    0    |    10   |
|  select  |  select_ln340_21_fu_683  |    0    |    0    |    10   |
|          |  select_ln388_10_fu_691  |    0    |    0    |    10   |
|          |       y_V_10_fu_699      |    0    |    0    |    10   |
|          |  select_ln340_23_fu_717  |    0    |    0    |    10   |
|          |  select_ln388_11_fu_725  |    0    |    0    |    10   |
|          |       y_V_11_fu_733      |    0    |    0    |    10   |
|          |     p_Val2_24_fu_777     |    0    |    0    |    18   |
|          |     p_Val2_25_fu_806     |    0    |    0    |    18   |
|          |  select_ln340_27_fu_884  |    0    |    0    |    10   |
|          |  select_ln388_12_fu_891  |    0    |    0    |    10   |
|          |       y_V_12_fu_898      |    0    |    0    |    10   |
|----------|--------------------------|---------|---------|---------|
|          |         i_fu_323         |    0    |    0    |    14   |
|          |     p_Val2_20_fu_763     |    0    |    0    |    24   |
|    add   |     p_Val2_23_fu_792     |    0    |    0    |    24   |
|          |       ret_V_fu_822       |    0    |    0    |    25   |
|          |     p_Val2_27_fu_836     |    0    |    0    |    25   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln1193_fu_388    |    0    |    0    |    23   |
|    sub   |    sub_ln1193_8_fu_443   |    0    |    0    |    23   |
|          |    sub_ln1193_9_fu_498   |    0    |    0    |    23   |
|          |   sub_ln1193_10_fu_553   |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln196_fu_317    |    0    |    0    |    13   |
|   icmp   |    icmp_ln1496_fu_345    |    0    |    0    |    13   |
|          |   icmp_ln1496_7_fu_351   |    0    |    0    |    13   |
|          |   icmp_ln1496_8_fu_367   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln786_fu_410     |    0    |    0    |    2    |
|          |    xor_ln340_18_fu_422   |    0    |    0    |    2    |
|          |     xor_ln340_fu_428     |    0    |    0    |    2    |
|          |    xor_ln786_1_fu_465    |    0    |    0    |    2    |
|          |    xor_ln340_19_fu_477   |    0    |    0    |    2    |
|          |    xor_ln340_1_fu_483    |    0    |    0    |    2    |
|          |    xor_ln786_2_fu_520    |    0    |    0    |    2    |
|    xor   |    xor_ln340_20_fu_532   |    0    |    0    |    2    |
|          |    xor_ln340_2_fu_538    |    0    |    0    |    2    |
|          |    xor_ln786_3_fu_575    |    0    |    0    |    2    |
|          |    xor_ln340_21_fu_587   |    0    |    0    |    2    |
|          |    xor_ln340_3_fu_593    |    0    |    0    |    2    |
|          |    xor_ln786_9_fu_860    |    0    |    0    |    2    |
|          |    xor_ln340_22_fu_870   |    0    |    0    |    2    |
|          |    xor_ln340_9_fu_874    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln786_fu_416     |    0    |    0    |    2    |
|          |    and_ln786_8_fu_471    |    0    |    0    |    2    |
|    and   |    and_ln786_9_fu_526    |    0    |    0    |    2    |
|          |    and_ln786_10_fu_581   |    0    |    0    |    2    |
|          |     underflow_fu_865     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln340_fu_434     |    0    |    0    |    2    |
|          |     or_ln340_9_fu_489    |    0    |    0    |    2    |
|    or    |    or_ln340_10_fu_544    |    0    |    0    |    2    |
|          |    or_ln340_11_fu_599    |    0    |    0    |    2    |
|          |    or_ln340_12_fu_879    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_287        |    1    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_28_read_fu_198   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln246_write_fu_210 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_307        |    0    |    0    |    0    |
|          |        tmp_fu_605        |    0    |    0    |    0    |
|partselect|       tmp_17_fu_639      |    0    |    0    |    0    |
|          |       tmp_18_fu_673      |    0    |    0    |    0    |
|          |       tmp_19_fu_707      |    0    |    0    |    0    |
|          |       tmp_20_fu_850      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   tmp_data_0_V_1_fu_329  |    0    |    0    |    0    |
|extractvalue|   tmp_data_1_V_1_fu_333  |    0    |    0    |    0    |
|          |   tmp_data_2_V_1_fu_337  |    0    |    0    |    0    |
|          |   tmp_data_3_V_1_fu_341  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln703_fu_381    |    0    |    0    |    0    |
|          |    sext_ln703_9_fu_384   |    0    |    0    |    0    |
|          |   sext_ln703_10_fu_440   |    0    |    0    |    0    |
|   sext   |   sext_ln703_11_fu_495   |    0    |    0    |    0    |
|          |   sext_ln703_12_fu_550   |    0    |    0    |    0    |
|          |       lhs_V_fu_814       |    0    |    0    |    0    |
|          |       rhs_V_fu_818       |    0    |    0    |    0    |
|          |     sext_ln241_fu_911    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_35_fu_394      |    0    |    0    |    0    |
|          |       tmp_36_fu_402      |    0    |    0    |    0    |
|          |       tmp_37_fu_449      |    0    |    0    |    0    |
|          |       tmp_38_fu_457      |    0    |    0    |    0    |
|          |       tmp_39_fu_504      |    0    |    0    |    0    |
| bitselect|       tmp_40_fu_512      |    0    |    0    |    0    |
|          |       tmp_41_fu_559      |    0    |    0    |    0    |
|          |       tmp_42_fu_567      |    0    |    0    |    0    |
|          |     p_Result_s_fu_769    |    0    |    0    |    0    |
|          |    p_Result_22_fu_798    |    0    |    0    |    0    |
|          |    p_Result_23_fu_828    |    0    |    0    |    0    |
|          |    p_Result_24_fu_842    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln225_fu_741    |    0    |    0    |    0    |
|          |    zext_ln225_1_fu_745   |    0    |    0    |    0    |
|          |    zext_ln225_2_fu_749   |    0    |    0    |    0    |
|          |    zext_ln225_3_fu_753   |    0    |    0    |    0    |
|          |     p_Val2_18_fu_757     |    0    |    0    |    0    |
|          |     p_Val2_19_fu_760     |    0    |    0    |    0    |
|   zext   |     p_Val2_21_fu_785     |    0    |    0    |    0    |
|          |     p_Val2_22_fu_788     |    0    |    0    |    0    |
|          |     zext_ln235_fu_906    |    0    |    0    |    0    |
|          |    zext_ln1118_fu_915    |    0    |    0    |    0    |
|          |   zext_ln1118_8_fu_919   |    0    |    0    |    0    |
|          |   zext_ln1118_9_fu_923   |    0    |    0    |    0    |
|          |   zext_ln1118_10_fu_927  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   547   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     exp_res_0_V_reg_999    |   17   |
|    exp_res_1_V_reg_1010    |   17   |
|    exp_res_2_V_reg_1021    |   17   |
|    exp_res_3_V_reg_1032    |   17   |
| exp_table8_addr_1_reg_1005 |   10   |
| exp_table8_addr_2_reg_1016 |   10   |
| exp_table8_addr_3_reg_1027 |   10   |
|   exp_table8_addr_reg_994  |   10   |
|         i_0_reg_276        |   10   |
|          i_reg_935         |   10   |
|    icmp_ln1496_7_reg_969   |    1   |
|     icmp_ln1496_reg_964    |    1   |
|     icmp_ln196_reg_931     |    1   |
|   inv_exp_sum_V_reg_1062   |   18   |
|invert_table10_addr_reg_1057|   10   |
|    p_Result_23_reg_1037    |    1   |
|    p_Result_24_reg_1044    |    1   |
|     sext_ln241_reg_1067    |   26   |
|       tmp_20_reg_1051      |   10   |
|   tmp_data_0_V_1_reg_940   |   16   |
|    tmp_data_0_V_reg_1072   |   16   |
|   tmp_data_1_V_1_reg_946   |   16   |
|    tmp_data_1_V_reg_1077   |   16   |
|   tmp_data_2_V_1_reg_952   |   16   |
|    tmp_data_2_V_reg_1082   |   16   |
|   tmp_data_3_V_1_reg_958   |   16   |
|    tmp_data_3_V_reg_1087   |   16   |
|       y_V_10_reg_984       |   10   |
|       y_V_11_reg_989       |   10   |
|        y_V_9_reg_979       |   10   |
|         y_V_reg_974        |   10   |
+----------------------------+--------+
|            Total           |   365  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   8  |  10  |   80   ||    41   |
| grp_access_fu_270 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_287    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_287    |  p1  |   4  |  17  |   68   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  7.3999 ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   80   |
|  Register |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   365  |   627  |
+-----------+--------+--------+--------+--------+
