{"vcs1":{"timestamp_begin":1731065099.464920572, "rt":1.77, "ut":0.56, "st":0.27}}
{"vcselab":{"timestamp_begin":1731065101.330892269, "rt":1.25, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1731065102.668139055, "rt":0.41, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731065098.564468447}
{"VCS_COMP_START_TIME": 1731065098.564468447}
{"VCS_COMP_END_TIME": 1731065104.798665409}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330480}}
{"stitch_vcselab": {"peak_mem": 231540}}
