Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d/xilinx_tools/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -generic_top RAM_FPATH=/home/alfredo/Documentos/vicuna/sw/test.vmem -generic_top DIFF_CLK=0 -generic_top SYSCLK_PER=8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3532] module 'glbl' does not have a parameter named 'RAM_FPATH' to override [/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.sim/sim_1/behav/xsim/glbl.v:6]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv" Line 9. Module ibex_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_pkg.sv" Line 9. Module ibex_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv" Line 6. Module prim_ram_1p_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv" Line 6. Module prim_ram_1p_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/demo_tb.sv" Line 8. Module demo_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/PLLE2_BASE.v" Line 25. Module PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN1_PERIOD=8.0,CLKOUT0_DIVIDE=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1_PERIOD=8.0,CLKIN2_PERIOD=10.0,CLKOUT0_DIVIDE=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv" Line 6. Module vproc_top(VREG_TYPE=VREG_XLNX_RAM32M_vproc_pkg_xil_defaultlib,MUL_TYPE=MUL_XLNX_DSP48E1_vproc_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv" Line 12. Module vproc_xif_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_top.sv" Line 15. Module ibex_top(RV32M=RV32MFast_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111,DmHaltAddr=32'b0,DmExceptionAddr=32'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_core.sv" Line 15. Module ibex_core(PMPGranularity=32'b0,PMPNumRegions=32'b0100,MHPMCounterNum=32'b0,MHPMCounterWidth=32'b0101000,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111,BusSizeECC=32'b0100000,TagSizeECC=32'b010110,LineSizeECC=32'b01000000,DbgHwBreakNum=32'b01,RegFileDataWidth=32'b0100000,DmHaltAddr=32'b0,DmExceptionAddr=32'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv" Line 15. Module ibex_if_stage(DmHaltAddr=32'b0,DmExceptionAddr=32'b0,BusSizeECC=32'b0100000,TagSizeECC=32'b010110,LineSizeECC=32'b01000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_prefetch_buffer.sv" Line 12. Module ibex_prefetch_buffer_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_fetch_fifo.sv" Line 15. Module ibex_fetch_fifo(NUM_REQS=32'b010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv" Line 16. Module ibex_compressed_decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv" Line 20. Module ibex_id_stage(RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0,SpecBranch=1'b0,WritebackStage=1'b0,BranchPredictor=1'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv" Line 16. Module ibex_decoder(RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv" Line 13. Module ibex_controller(WritebackStage=1'b0,BranchPredictor=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_ex_block.sv" Line 11. Module ibex_ex_block(RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv" Line 9. Module ibex_alu(RV32B=RV32BNone_ibex_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv" Line 17. Module ibex_multdiv_fast(RV32M=RV32MFast_ibex_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv" Line 17. Module ibex_load_store_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_wb_stage.sv" Line 17. Module ibex_wb_stage_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv" Line 15. Module ibex_cs_registers(DbgTriggerEn=1'b0,DbgHwBreakNum=32'b01,MHPMCounterNum=32'b0,MHPMCounterWidth=32'b0101000,PMPEnable=1'b0,PMPGranularity=32'b0,PMPNumRegions=32'b0100,RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b010010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0100000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv" Line 1. Module ibex_counter(CounterWidth=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv" Line 1. Module ibex_counter(CounterWidth=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_fpga.sv" Line 14. Module ibex_register_file_fpga(RV32E=1'b0,DataWidth=32'b0100000,DummyInstructions=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv" Line 7. Module ram32(SIZE=32'b01000000000000000,INIT_FILE="/home/alfredo/Documentos/vicuna/sw/test.vmem") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv" Line 23. Module hwreg_iface(CLK_FREQ=32'b0100110001001011010000000,UART_BAUD_RATE=32'b011100001000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv" Line 23. Module led has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv" Line 119. Module uart_iface(CLK_FREQ=32'b0100110001001011010000000,BAUD_RATE=32'b011100001000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/uart_tx.sv" Line 26. Module uart_tx(BAUD_RATE=32'b011100001000000000,CLK_FREQ=32'b0100110001001011010000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/uart_rx.sv" Line 26. Module uart_rx(BAUD_RATE=32'b011100001000000000,CLK_FREQ=32'b0100110001001011010000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/demo_tb.sv" Line 8. Module demo_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/PLLE2_BASE.v" Line 25. Module PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN1_PERIOD=8.0,CLKOUT0_DIVIDE=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1_PERIOD=8.0,CLKIN2_PERIOD=10.0,CLKOUT0_DIVIDE=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/rtl/vproc_top.sv" Line 6. Module vproc_top(VREG_TYPE=VREG_XLNX_RAM32M_vproc_pkg_xil_defaultlib,MUL_TYPE=MUL_XLNX_DSP48E1_vproc_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/rtl/vproc_xif.sv" Line 12. Module vproc_xif_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_top.sv" Line 15. Module ibex_top(RV32M=RV32MFast_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111,DmHaltAddr=32'b0,DmExceptionAddr=32'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_core.sv" Line 15. Module ibex_core(PMPGranularity=32'b0,PMPNumRegions=32'b0100,MHPMCounterNum=32'b0,MHPMCounterWidth=32'b0101000,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111,BusSizeECC=32'b0100000,TagSizeECC=32'b010110,LineSizeECC=32'b01000000,DbgHwBreakNum=32'b01,RegFileDataWidth=32'b0100000,DmHaltAddr=32'b0,DmExceptionAddr=32'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_if_stage.sv" Line 15. Module ibex_if_stage(DmHaltAddr=32'b0,DmExceptionAddr=32'b0,BusSizeECC=32'b0100000,TagSizeECC=32'b010110,LineSizeECC=32'b01000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_prefetch_buffer.sv" Line 12. Module ibex_prefetch_buffer_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_fetch_fifo.sv" Line 15. Module ibex_fetch_fifo(NUM_REQS=32'b010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_compressed_decoder.sv" Line 16. Module ibex_compressed_decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_id_stage.sv" Line 20. Module ibex_id_stage(RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0,SpecBranch=1'b0,WritebackStage=1'b0,BranchPredictor=1'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_decoder.sv" Line 16. Module ibex_decoder(RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0,CoprocOpcodes=32'b01000000000001000000010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_controller.sv" Line 13. Module ibex_controller(WritebackStage=1'b0,BranchPredictor=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_ex_block.sv" Line 11. Module ibex_ex_block(RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,BranchTargetALU=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_alu.sv" Line 9. Module ibex_alu(RV32B=RV32BNone_ibex_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_multdiv_fast.sv" Line 17. Module ibex_multdiv_fast(RV32M=RV32MFast_ibex_pkg_xil_defaultlib) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_load_store_unit.sv" Line 17. Module ibex_load_store_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_wb_stage.sv" Line 17. Module ibex_wb_stage_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_cs_registers.sv" Line 15. Module ibex_cs_registers(DbgTriggerEn=1'b0,DbgHwBreakNum=32'b01,MHPMCounterNum=32'b0,MHPMCounterWidth=32'b0101000,PMPEnable=1'b0,PMPGranularity=32'b0,PMPNumRegions=32'b0100,RV32E=1'b0,RV32M=RV32MFast_ibex_pkg_xil_defaultlib,RV32B=RV32BNone_ibex_pkg_xil_defaultlib,ExternalCSRs=32'b0111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b010010) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0100000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv" Line 1. Module ibex_counter(CounterWidth=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_counter.sv" Line 1. Module ibex_counter(CounterWidth=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_csr.sv" Line 11. Module ibex_csr(Width=32'b0110) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/ibex/rtl/ibex_register_file_fpga.sv" Line 14. Module ibex_register_file_fpga(RV32E=1'b0,DataWidth=32'b0100000,DummyInstructions=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/ram.sv" Line 7. Module ram32(SIZE=32'b01000000000000000,INIT_FILE="/home/alfredo/Documentos/vicuna/sw/test.vmem") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv" Line 23. Module hwreg_iface(CLK_FREQ=32'b0100110001001011010000000,UART_BAUD_RATE=32'b011100001000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/led.sv" Line 23. Module led has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.srcs/sources_1/new/hwreg_iface.sv" Line 119. Module uart_iface(CLK_FREQ=32'b0100110001001011010000000,BAUD_RATE=32'b011100001000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/uart_tx.sv" Line 26. Module uart_tx(BAUD_RATE=32'b011100001000000000,CLK_FREQ=32'b0100110001001011010000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/Documentos/vicuna/demo/rtl/uart_rx.sv" Line 26. Module uart_rx(BAUD_RATE=32'b011100001000000000,CLK_FREQ=32'b0100110001001011010000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/alfredo/vicuna_processor/vicuna_demo/vicuna_demo.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.vproc_pkg
Compiling package xil_defaultlib.ibex_pkg
Compiling package xil_defaultlib.prim_ram_1p_pkg
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=8,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.vproc_xif_default
Compiling module xil_defaultlib.prim_clock_gating
Compiling module xil_defaultlib.ibex_fetch_fifo(NUM_REQS=32'b010...
Compiling module xil_defaultlib.ibex_prefetch_buffer_default
Compiling module xil_defaultlib.ibex_compressed_decoder
Compiling module xil_defaultlib.ibex_if_stage(DmHaltAddr=32'b0,D...
Compiling module xil_defaultlib.ibex_decoder(RV32E=1'b0,RV32M=RV...
Compiling module xil_defaultlib.ibex_controller(WritebackStage=1...
Compiling module xil_defaultlib.ibex_id_stage(RV32E=1'b0,RV32M=R...
Compiling module xil_defaultlib.ibex_alu(RV32B=RV32BNone_ibex_pk...
Compiling module xil_defaultlib.ibex_multdiv_fast(RV32M=RV32MFas...
Compiling module xil_defaultlib.ibex_ex_block(RV32M=RV32MFast_ib...
Compiling module xil_defaultlib.ibex_load_store_unit
Compiling module xil_defaultlib.ibex_wb_stage_default
Compiling module xil_defaultlib.ibex_csr(Width=32'b0110)
Compiling module xil_defaultlib.ibex_csr_default
Compiling module xil_defaultlib.ibex_csr(Width=32'b010010)
Compiling module xil_defaultlib.ibex_csr(Width=32'b0100000)
Compiling module xil_defaultlib.ibex_csr(Width=32'b011)
Compiling module xil_defaultlib.ibex_counter(CounterWidth=64)
Compiling module xil_defaultlib.ibex_cs_registers(DbgTriggerEn=1...
Compiling module xil_defaultlib.ibex_core(PMPGranularity=32'b0,P...
Compiling module xil_defaultlib.ibex_register_file_fpga(RV32E=1'...
Compiling module xil_defaultlib.ibex_top(RV32M=RV32MFast_ibex_pk...
Compiling module xil_defaultlib.vproc_top(VREG_TYPE=VREG_XLNX_RA...
Compiling module xil_defaultlib.ram32(SIZE=32'b01000000000000000...
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.uart_tx(BAUD_RATE=32'b0111000010...
Compiling module xil_defaultlib.uart_rx(BAUD_RATE=32'b0111000010...
Compiling module xil_defaultlib.uart_iface(CLK_FREQ=32'b01001100...
Compiling module xil_defaultlib.hwreg_iface(CLK_FREQ=32'b0100110...
Compiling module xil_defaultlib.demo_top(RAM_SIZE=32'b0100000000...
Compiling module xil_defaultlib.demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_behav
