// Seed: 4123111631
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5
    , id_8,
    input uwire id_6
    , id_9
);
  assign id_9 = -1'b0 ? id_3 : 1 - 1'b0 ^ id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri id_16,
    input supply1 id_17,
    input wand id_18,
    output tri0 id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_14,
      id_8,
      id_3,
      id_3,
      id_14
  );
  assign modCall_1.id_0 = 0;
  wire id_22, id_23, id_24;
  wire id_25;
endmodule
