Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Sun Apr 18 15:18:58 2021
| Host              : DESKTOP-LB2DFM9 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file dpss_zcu102_rx_wrapper_clock_utilization_routed.rpt
| Design            : dpss_zcu102_rx_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Clock Region Cell Placement per Global Clock: Region X1Y0
32. Clock Region Cell Placement per Global Clock: Region X2Y0
33. Clock Region Cell Placement per Global Clock: Region X3Y0
34. Clock Region Cell Placement per Global Clock: Region X1Y1
35. Clock Region Cell Placement per Global Clock: Region X2Y1
36. Clock Region Cell Placement per Global Clock: Region X3Y1
37. Clock Region Cell Placement per Global Clock: Region X1Y2
38. Clock Region Cell Placement per Global Clock: Region X2Y2
39. Clock Region Cell Placement per Global Clock: Region X3Y2
40. Clock Region Cell Placement per Global Clock: Region X0Y3
41. Clock Region Cell Placement per Global Clock: Region X1Y3
42. Clock Region Cell Placement per Global Clock: Region X2Y3
43. Clock Region Cell Placement per Global Clock: Region X3Y3
44. Clock Region Cell Placement per Global Clock: Region X1Y4
45. Clock Region Cell Placement per Global Clock: Region X2Y4
46. Clock Region Cell Placement per Global Clock: Region X3Y4
47. Clock Region Cell Placement per Global Clock: Region X0Y5
48. Clock Region Cell Placement per Global Clock: Region X1Y5
49. Clock Region Cell Placement per Global Clock: Region X2Y5
50. Clock Region Cell Placement per Global Clock: Region X3Y5
51. Clock Region Cell Placement per Global Clock: Region X1Y6
52. Clock Region Cell Placement per Global Clock: Region X2Y6
53. Clock Region Cell Placement per Global Clock: Region X3Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   11 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |   10 |       168 |   0 |            0 |      0 |
| MMCM       |    2 |         4 |   1 |            0 |      0 |
| PLL        |    1 |         8 |   0 |            0 |      1 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                       | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                  | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y54 | X1Y2         | X1Y3 |                   |                20 |       22064 |               0 |       10.000 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y14  | X3Y0         | X3Y2 |                   |                15 |       16289 |               2 |        3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |
| g2        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y71 | X3Y5         | X2Y4 |                   |                 8 |        6337 |               0 |        2.469 | vid_phy_controller_0_rxoutclk                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_rx_usrclk_inst/O                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |
| g3        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y69 | X3Y5         | X3Y5 |                   |                 2 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g4        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y26  | X3Y1         | X2Y5 |                   |                 4 |        3715 |               0 |       24.997 | clk_out1_dpss_zcu102_rx_clk_wiz_0_1                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |
| g5        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y8   | X3Y0         | X1Y3 |                   |                 5 |        2977 |               0 |       13.328 | mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                                                                                                                                                                                                                                   |
| g6        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y20  | X3Y0         | X3Y2 |                   |                 2 |        1444 |               0 |        6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                                                | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O                                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                                                                                                                                                                                                                                                                                                                |
| g7        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y72  | X3Y3         | X1Y2 |                   |                 4 |         468 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                       |
| g8        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y56 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g9        | src2      | BUFG_GT/O       | None       | BUFG_GT_X1Y70 | X3Y5         | X3Y5 |                   |                 1 |           2 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                             | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_bufg_gt_used.bufg_gt_tx_usrclk_inst/O                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/src_clk                                                                                                                                                                                                                                                                                        |
| g10       | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y67 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g11       | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y66 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g12       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y65 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g13       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y64 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g14       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y63 | X3Y5         | X3Y5 |                   |                 2 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g15       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y48 | X3Y5         | X3Y5 |                   |                 1 |          31 |               0 |        6.172 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g16       | src8      | BUFGCE/O        | None       | BUFGCE_X0Y2   | X3Y0         | X3Y0 |                   |                 1 |          17 |               0 |        3.332 | user_si570_sysclk_clk_p                                                                                                                                                                                                                                                                                                                                                                     | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O                                                                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg                                                                                                                                                                                                                                                                                                           |
| g17       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y75  | X3Y3         | X3Y3 | n/a               |                 4 |           0 |            1966 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]_bufg_place/O                                                                                                                                                                                                   | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]                                                                                                                                                                                                     |
| g18       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y81  | X3Y3         | X3Y3 | n/a               |                 4 |           0 |            1187 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg_bufg_place/O                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                                                                 |
| g19       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y79  | X3Y3         | X3Y3 | n/a               |                 8 |           0 |            1548 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_bufg_place/O                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                    |
| g20       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y76  | X3Y3         | X3Y3 | n/a               |                 9 |           0 |            1587 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                                                                                                                          | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                      |
| g21       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y73  | X3Y3         | X3Y3 | n/a               |                 2 |           0 |            3101 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                         | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                  | Driver Pin                                                                                                                                                                                                                                                                                                                                                    | Net                                                                                                                                                                                                                                                                                              |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]           | None                | PS8_X0Y0            | X0Y0         |           1 |               0 |              10.000 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                     |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | MMCM_X0Y0           | MMCM_X0Y0           | X3Y0         |           1 |               0 |               3.332 | mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                  |
| src1      | g5        | MMCME4_ADV/CLKOUT5     | MMCM_X0Y0           | MMCM_X0Y0           | X3Y0         |           1 |               0 |              13.328 | mmcm_clkout5                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                  |
| src1      | g6        | MMCME4_ADV/CLKOUT6     | MMCM_X0Y0           | MMCM_X0Y0           | X3Y0         |           1 |               0 |               6.664 | mmcm_clkout6                                                                                                                                                                                                                                                                                                                                                  | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                        | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                  |
| src2      | g2, g3    | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X1Y10 | GTHE4_CHANNEL_X1Y10 | X3Y5         |           3 |               0 |               2.469 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src2      | g8, g9    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X1Y10 | GTHE4_CHANNEL_X1Y10 | X3Y5         |           3 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src3      | g4        | MMCME4_ADV/CLKOUT0     | None                | MMCM_X0Y1           | X3Y1         |           1 |               0 |              24.997 | clk_out1_dpss_zcu102_rx_clk_wiz_0_1                                                                                                                                                                                                                                                                                                                           | dpss_zcu102_rx_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1_dpss_zcu102_rx_clk_wiz_0_1                                                                                                                                                                                                                              |
| src4      | g7        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                             |
| src5      | g10       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X1Y9  | GTHE4_CHANNEL_X1Y9  | X3Y5         |           2 |               0 |               2.469 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[1] |
| src5      | g11       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X1Y9  | GTHE4_CHANNEL_X1Y9  | X3Y5         |           2 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src6      | g12       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X1Y11 | GTHE4_CHANNEL_X1Y11 | X3Y5         |           2 |               0 |               2.469 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src6      | g13       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X1Y11 | GTHE4_CHANNEL_X1Y11 | X3Y5         |           2 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src7      | g14       | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X1Y8  | GTHE4_CHANNEL_X1Y8  | X3Y5         |           2 |               0 |               2.469 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[3] |
| src7      | g15       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X1Y8  | GTHE4_CHANNEL_X1Y8  | X3Y5         |           2 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src8      | g16       | IBUFCTRL/O             | IOB_X1Y23           | IOB_X1Y23           | X3Y0         |           1 |               1 |               3.332 | user_si570_sysclk_clk_p                                                                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/O                                                                                                                                                                                |
| src9      | g17       | FDPE/Q                 | None                | SLICE_X75Y300       | X2Y5         |           1 |              79 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr_reg[3]/Q                                                                                                                                                                                | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3]_bufg_place                                                                                                              |
| src10     | g18       | FDRE/Q                 | None                | SLICE_X51Y300       | X1Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/Q                                                                                                                                                                                                                                                                            | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d_bufg_place                                                                                                                                                                                                          |
| src11     | g19       | FDRE/Q                 | None                | SLICE_X40Y260       | X1Y4         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q                                                                                                                                                                                                                                                                                      | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]_bufg_place                                                                                                                                                                                                                             |
| src12     | g20       | FDRE/Q                 | None                | SLICE_X40Y260       | X1Y4         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                                                       | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                                               |
| src13     | g21       | FDRE/Q                 | None                | SLICE_X40Y261       | X1Y4         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                               | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/PR_OUT_DFF[0].FDRE_PER/Q                                                                                                                                                                                                                                                                                                    | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]_bufg_place                                                                                                                                                                                                                                 |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                                                                                                                                                                                                                                                                       | Net                                                                                                                                                                                                                                                                                                           |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X1Y10 | GTHE4_CHANNEL_X1Y10/GTHE4_CHANNEL | X3Y5         |          15 |               0 |              |       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0] - Static -
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X1Y9  | GTHE4_CHANNEL_X1Y9/GTHE4_CHANNEL  | X3Y5         |          15 |               0 |              |       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1] - Static -
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X1Y11 | GTHE4_CHANNEL_X1Y11/GTHE4_CHANNEL | X3Y5         |          15 |               0 |              |       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[2] - Static -
| 3        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X1Y8  | GTHE4_CHANNEL_X1Y8/GTHE4_CHANNEL  | X3Y5         |          15 |               0 |              |       | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[26].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     5 |    24 |     4 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     6 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     6 |    24 |     6 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     6 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |    14 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |    10 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     4 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      3 |      24 |    456 |   19200 |      8 |    5280 |      0 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |   1047 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      5 |      24 |   1334 |   19200 |     79 |    4800 |     40 |      72 |      3 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      5 |      24 |   1913 |   19200 |     63 |    5280 |      0 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      5 |      24 |   5300 |   20160 |    100 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      6 |      24 |   4721 |   19200 |    153 |    4800 |      9 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      5 |      24 |    883 |   19200 |     44 |    5280 |      3 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      6 |      24 |   1017 |   20160 |      8 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      3 |      24 |    546 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y3              |      2 |      24 |     12 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |      4 |      24 |   4970 |   25920 |    309 |    7200 |      7 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      8 |      24 |   5803 |   20160 |    235 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      6 |      24 |   3755 |   19200 |      1 |    4800 |      2 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y4              |      4 |      24 |   3038 |   25920 |      7 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y4              |      6 |      24 |   2475 |   20160 |     74 |    5280 |      1 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      6 |      24 |   5036 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      1 |      24 |    128 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y5              |      2 |      24 |      2 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y5              |      7 |      24 |    110 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |     14 |      24 |   5743 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y6              |      3 |      24 |   1200 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y6              |      5 |      24 |   2006 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      4 |      24 |    162 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 |  0 |  3 |  5 |  4 |
| Y5 |  1 |  2 |  7 | 15 |
| Y4 |  0 |  4 |  6 |  7 |
| Y3 |  2 |  4 |  9 |  9 |
| Y2 |  0 |  5 |  7 |  5 |
| Y1 |  0 |  6 |  6 |  7 |
| Y0 |  0 |  4 |  4 |  6 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y0              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    4 |    24 | 16.67 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y1              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X2Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X2Y3              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y3              |    8 |    24 | 33.33 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X2Y5              |    1 |    24 |  4.17 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y5              |    2 |    24 |  8.33 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y3     |       21995 |        0 |              0 |        1 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----------+-------+-------+
|    | X0 | X1       | X2    | X3    |
+----+----+----------+-------+-------+
| Y6 |  0 |     1200 |  2006 |     0 |
| Y5 |  0 |        2 |    21 |  2356 |
| Y4 |  0 |       41 |   409 |  1200 |
| Y3 |  6 |  (R) 278 |  5246 |  1194 |
| Y2 |  0 |  (D) 193 |   608 |     0 |
| Y1 |  0 |     1944 |  3722 |    58 |
| Y0 |  1 |      464 |  1047 |     0 |
+----+----+----------+-------+-------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                     |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X3Y0              | mmcm_clkout0 |       3.332 | {0.000 1.666} | X3Y2     |       15903 |        0 |              2 |        0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+----------+
|    | X0   | X1    | X2    | X3       |
+----+------+-------+-------+----------+
| Y6 |    0 |     0 |     0 |        0 |
| Y5 |  128 |     0 |     0 |        0 |
| Y4 |    0 |  2114 |   699 |      156 |
| Y3 |    6 |  2537 |   194 |     2555 |
| Y2 |    0 |    46 |   323 |  (R) 546 |
| Y1 |    0 |    32 |  1678 |     4662 |
| Y0 |    0 |     0 |     0 |  (D) 229 |
+----+------+-------+-------+----------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                               |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X3Y5              | vid_phy_controller_0_rxoutclk |       2.469 | {0.000 1.235} | X2Y4     |        6218 |        0 |              0 |        4 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+----------+----------+
|    | X0 | X1   | X2       | X3       |
+----+----+------+----------+----------+
| Y6 |  0 |    0 |        0 |        1 |
| Y5 |  0 |    0 |        7 |  (D) 132 |
| Y4 |  0 |  889 | (R) 1442 |     3163 |
| Y3 |  0 |    0 |      580 |        8 |
| Y2 |  0 |    0 |        0 |        0 |
| Y1 |  0 |    0 |        0 |        0 |
| Y0 |  0 |    0 |        0 |        0 |
+----+----+------+----------+----------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+------------+
|    | X0 | X1 | X2  | X3         |
+----+----+----+-----+------------+
| Y6 |  0 |  0 |   0 |          0 |
| Y5 |  0 |  0 |  18 | (R) (D) 13 |
| Y4 |  0 |  0 |   0 |          0 |
| Y3 |  0 |  0 |   0 |          0 |
| Y2 |  0 |  0 |   0 |          0 |
| Y1 |  0 |  0 |   0 |          0 |
| Y0 |  0 |  0 |   0 |          0 |
+----+----+----+-----+------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g4        | BUFGCE/O        | X3Y1              | clk_out1_dpss_zcu102_rx_clk_wiz_0_1 |      24.997 | {0.000 12.499} | X2Y5     |        3710 |        0 |              0 |        5 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y6 |  0 |  0 |      0 |    161 |
| Y5 |  0 |  0 | (R) 46 |   2991 |
| Y4 |  0 |  0 |      0 |    517 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |  (D) 0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g5        | BUFGCE/O        | X3Y0              | mmcm_clkout5 |      13.328 | {0.000 6.664} | X1Y3     |        2811 |        0 |              0 |        0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----------+-----+--------+
|    | X0 | X1       | X2  | X3     |
+----+----+----------+-----+--------+
| Y6 |  0 |        0 |   0 |      0 |
| Y5 |  0 |        0 |   0 |      0 |
| Y4 |  0 |        1 |   0 |      0 |
| Y3 |  0 | (R) 2276 |   6 |      0 |
| Y2 |  0 |      504 |  24 |      0 |
| Y1 |  0 |        0 |   0 |      0 |
| Y0 |  0 |        0 |   0 |  (D) 0 |
+----+----+----------+-----+--------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g6        | BUFGCE/O        | X3Y0              | mmcm_clkout6 |       6.664 | {0.000 3.332} | X3Y2     |        1404 |        0 |              0 |        0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-----------+
|    | X0 | X1 | X2 | X3        |
+----+----+----+----+-----------+
| Y6 |  0 |  0 |  0 |         0 |
| Y5 |  0 |  0 |  0 |         0 |
| Y4 |  0 |  0 |  0 |         0 |
| Y3 |  0 |  0 |  0 |         0 |
| Y2 |  0 |  0 |  0 |     (R) 0 |
| Y1 |  0 |  0 |  0 |       160 |
| Y0 |  0 |  0 |  0 |  (D) 1244 |
+----+----+----+----+-----------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g7        | BUFGCE/O        | X3Y3              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X1Y2     |         466 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+-----+--------+
|    | X0 | X1      | X2  | X3     |
+----+----+---------+-----+--------+
| Y6 |  0 |       0 |   0 |      0 |
| Y5 |  0 |       0 |   0 |      0 |
| Y4 |  0 |       0 |   0 |      0 |
| Y3 |  0 |     196 |  12 |  (D) 0 |
| Y2 |  0 | (R) 188 |  70 |      0 |
| Y1 |  0 |       0 |   0 |      0 |
| Y0 |  0 |       0 |   0 |      0 |
+----+----+---------+-----+--------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X3Y5              |       |             |               | X3Y5     |           2 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/src_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-----------+
|    | X0 | X1 | X2 | X3        |
+----+----+----+----+-----------+
| Y6 |  0 |  0 |  0 |         0 |
| Y5 |  0 |  0 |  0 | (R) (D) 2 |
| Y4 |  0 |  0 |  0 |         0 |
| Y3 |  0 |  0 |  0 |         0 |
| Y2 |  0 |  0 |  0 |         0 |
| Y1 |  0 |  0 |  0 |         0 |
| Y0 |  0 |  0 |  0 |         0 |
+----+----+----+----+-----------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+------------+
|    | X0 | X1 | X2  | X3         |
+----+----+----+-----+------------+
| Y6 |  0 |  0 |   0 |          0 |
| Y5 |  0 |  0 |  18 | (R) (D) 13 |
| Y4 |  0 |  0 |   0 |          0 |
| Y3 |  0 |  0 |   0 |          0 |
| Y2 |  0 |  0 |   0 |          0 |
| Y1 |  0 |  0 |   0 |          0 |
| Y0 |  0 |  0 |   0 |          0 |
+----+----+----+-----+------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X3Y5              | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       6.172 | {0.000 3.086} | X3Y5     |          31 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 | (R) (D) 31 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
| g16       | BUFGCE/O        | X3Y0              | user_si570_sysclk_clk_p |       3.332 | {0.000 1.666} | X3Y0     |          17 |        0 |              0 |        0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y6 |  0 |  0 |  0 |          0 |
| Y5 |  0 |  0 |  0 |          0 |
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 | (R) (D) 17 |
+----+----+----+----+------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1966 |        0 |              0 |        0 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------------+
|    | X0 | X1 | X2   | X3          |
+----+----+----+------+-------------+
| Y6 |  0 |  0 |    0 |           0 |
| Y5 |  0 |  0 |    0 |           0 |
| Y4 |  0 |  0 |  293 |         878 |
| Y3 |  0 |  0 |  218 | (R) (D) 577 |
| Y2 |  0 |  0 |    0 |           0 |
| Y1 |  0 |  0 |    0 |           0 |
| Y0 |  0 |  0 |    0 |           0 |
+----+----+----+------+-------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
| g18       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1187 |        0 |              0 |        0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-----------+
|    | X0 | X1   | X2   | X3        |
+----+----+------+------+-----------+
| Y6 |  0 |    0 |    0 |         0 |
| Y5 |  0 |    0 |    0 |         0 |
| Y4 |  0 |    0 |    0 |         0 |
| Y3 |  0 |    0 |    0 | (R) (D) 0 |
| Y2 |  0 |    0 |    0 |         0 |
| Y1 |  0 |  667 |   16 |         0 |
| Y0 |  0 |   86 |  418 |         0 |
+----+----+------+------+-----------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
| g19       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1548 |        0 |              0 |        0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+------------+
|    | X0 | X1   | X2   | X3         |
+----+----+------+------+------------+
| Y6 |  0 |    0 |    0 |          0 |
| Y5 |  0 |    0 |    0 |          0 |
| Y4 |  0 |    0 |    0 |          0 |
| Y3 |  0 |    0 |  859 | (R) (D) 25 |
| Y2 |  0 |   33 |  177 |          0 |
| Y1 |  0 |  141 |  124 |          0 |
| Y0 |  0 |   89 |  100 |          0 |
+----+----+------+------+------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| g20       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        1587 |        0 |              0 |        0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-----+-----------+
|    | X0 | X1   | X2  | X3        |
+----+----+------+-----+-----------+
| Y6 |  0 |   43 |  21 |         0 |
| Y5 |  0 |    0 |  17 |      1295 |
| Y4 |  0 |    0 |   2 |         0 |
| Y3 |  0 |    0 |  35 | (R) (D) 0 |
| Y2 |  0 |    0 |  12 |         0 |
| Y1 |  0 |  132 |  30 |         0 |
| Y0 |  0 |    0 |   0 |         0 |
+----+----+------+-----+-----------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g21       | BUFGCE/O        | X3Y3              |       |             |               | X3Y3     |        3101 |        0 |              0 |        0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+-------+-----------+
|    | X0 | X1    | X2    | X3        |
+----+----+-------+-------+-----------+
| Y6 |  0 |  1157 |  1944 |         0 |
| Y5 |  0 |     0 |     0 |         0 |
| Y4 |  0 |     0 |     0 |         0 |
| Y3 |  0 |     0 |     0 | (R) (D) 0 |
| Y2 |  0 |     0 |     0 |         0 |
| Y1 |  0 |     0 |     0 |         0 |
| Y0 |  0 |     0 |     0 |         0 |
+----+----+-------+-------+-----------+


31. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |         464 |               0 | 456 |      8 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                              |
| g5+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                   |
| g18       | 9     | BUFGCE/O        | None       |           0 |              86 |  86 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19       | 7     | BUFGCE/O        | None       |           0 |              89 |  89 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        1047 |               0 | 1047 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                              |
| g5+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                   |
| g18       | 9     | BUFGCE/O        | None       |           0 |             418 |  418 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19       | 7     | BUFGCE/O        | None       |           0 |             100 |  100 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g1        | 14    | BUFGCE/O        | None       |         228 |               1 |  183 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0      |
| g5+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                   |
| g6        | 20    | BUFGCE/O        | None       |        1244 |               0 | 1134 |     79 |   20 |   3 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                |
| g16       | 2     | BUFGCE/O        | None       |          17 |               0 |   17 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg           |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        1944 |               0 | 1881 |     63 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                              |
| g1        | 14    | BUFGCE/O        | None       |          32 |               0 |   32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0      |
| g5+       | 8     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                   |
| g18       | 9     | BUFGCE/O        | None       |           0 |             667 |  667 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19       | 7     | BUFGCE/O        | None       |           0 |             141 |  141 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
| g20       | 4     | BUFGCE/O        | None       |           0 |             132 |  132 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        3722 |               0 | 3702 |     20 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                              |
| g1        | 14    | BUFGCE/O        | None       |        1678 |               0 | 1598 |     80 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0      |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                     |
| g18       | 9     | BUFGCE/O        | None       |           0 |              16 |   16 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19       | 7     | BUFGCE/O        | None       |           0 |             124 |  124 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
| g20       | 4     | BUFGCE/O        | None       |           0 |              30 |   30 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |          58 |               0 |   58 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                              |
| g1        | 14    | BUFGCE/O        | None       |        4661 |               1 | 4510 |    150 |    1 |   0 |  0 |    1 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0      |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                     |
| g6        | 20    | BUFGCE/O        | None       |         160 |               0 |  153 |      3 |    4 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |         193 |               0 | 148 |     43 |    2 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 14    | BUFGCE/O        | None       |          46 |               0 |  46 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g5        | 8     | BUFGCE/O        | None       |         504 |               0 | 501 |      1 |    2 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |
| g7        | 0     | BUFGCE/O        | None       |         188 |               0 | 188 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |
| g19       | 7     | BUFGCE/O        | None       |           0 |              33 |  33 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |         608 |               0 | 600 |      8 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 14    | BUFGCE/O        | None       |         323 |               0 | 323 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                |
| g5        | 8     | BUFGCE/O        | None       |          24 |               0 |  24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |
| g7        | 0     | BUFGCE/O        | None       |          70 |               0 |  70 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |
| g19       | 7     | BUFGCE/O        | None       |           0 |             177 | 177 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]               |
| g20       | 4     | BUFGCE/O        | None       |           0 |              12 |  12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
| g1        | 14    | BUFGCE/O        | None       |         546 |               0 | 546 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0      |
| g6+       | 20    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/c0_riu_clk                |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d |
| g19+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                    |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


40. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |           6 |               0 |  6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 14    | BUFGCE/O        | None       |           6 |               0 |  6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |         278 |               0 |  278 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 14    | BUFGCE/O        | None       |        2537 |               0 | 2286 |    247 |    4 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
| g5        | 8     | BUFGCE/O        | None       |        2276 |               0 | 2210 |     62 |    4 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |
| g7        | 0     | BUFGCE/O        | None       |         196 |               0 |  196 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        5246 |               0 | 5012 |    234 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                          |
| g1        | 14    | BUFGCE/O        | None       |         194 |               0 |  193 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                  |
| g2        | 23    | BUFG_GT/O       | None       |         580 |               0 |  580 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                        |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                 |
| g5        | 8     | BUFGCE/O        | None       |           6 |               0 |    6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                                                                                                               |
| g7        | 0     | BUFGCE/O        | None       |          12 |               0 |   12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                   |
| g17       | 3     | BUFGCE/O        | None       |           0 |             218 |  218 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3] |
| g19       | 7     | BUFGCE/O        | None       |           0 |             859 |  859 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                |
| g20       | 4     | BUFGCE/O        | None       |           0 |              35 |   35 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        1194 |               0 | 1194 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                          |
| g1        | 14    | BUFGCE/O        | None       |        2555 |               0 | 2553 |      1 |    1 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                  |
| g2        | 23    | BUFG_GT/O       | None       |           8 |               0 |    8 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                        |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                   |
| g17       | 3     | BUFGCE/O        | None       |           0 |             577 |  577 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3] |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                             |
| g19       | 7     | BUFGCE/O        | None       |           0 |              25 |   25 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                  |
| g21+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |          41 |               0 |   40 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                   |
| g1        | 14    | BUFGCE/O        | None       |        2114 |               0 | 2113 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0           |
| g2        | 23    | BUFG_GT/O       | None       |         889 |               0 |  885 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK |
| g5        | 8     | BUFGCE/O        | None       |           1 |               0 |    0 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/dbg_clk                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |         409 |               0 |  409 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                          |
| g1        | 14    | BUFGCE/O        | None       |         699 |               0 |  699 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                  |
| g2        | 23    | BUFG_GT/O       | None       |        1442 |               0 | 1367 |     74 |    1 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                        |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                 |
| g17       | 3     | BUFGCE/O        | None       |           0 |             293 |  293 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3] |
| g20       | 4     | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        1200 |               0 | 1200 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                          |
| g1        | 14    | BUFGCE/O        | None       |         156 |               0 |  156 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                  |
| g2        | 23    | BUFG_GT/O       | None       |        3163 |               0 | 3163 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                        |
| g4        | 2     | BUFGCE/O        | None       |         517 |               0 |  517 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                 |
| g17       | 3     | BUFGCE/O        | None       |           0 |             878 |  878 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/v_dp_rxss1_0/inst/dp/inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/i_apb_reset_sr[3] |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                  |
| g21+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g1        | 14    | BUFGCE/O        | None       |         128 |               0 | 128 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |           2 |               0 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |          21 |               0 | 21 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |
| g1+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |
| g2        | 23    | BUFG_GT/O       | None       |           7 |               0 |  7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |
| g4        | 2     | BUFGCE/O        | None       |          46 |               0 | 46 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |
| g3        | 21    | BUFG_GT/O       | None       |          18 |               0 | 18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g14       | 15    | BUFG_GT/O       | None       |          18 |               0 | 18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g20       | 4     | BUFGCE/O        | None       |           0 |              17 | 17 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        2356 |               0 | 2355 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |
| g1+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0                                                                                                                                                                                                                                                                                                      |
| g2        | 23    | BUFG_GT/O       | None       |         132 |               0 |  128 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK                                                                                                                                                                                                                                                                                            |
| g4        | 2     | BUFGCE/O        | None       |        2991 |               0 | 2986 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                     |
| g3        | 21    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g8        | 8     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g10       | 19    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g11       | 18    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g12       | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g13       | 16    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g14       | 15    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclkmon |
| g15       | 0     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.dpss_zcu102_rx_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/txoutclkmon               |
| g9        | 22    | BUFG_GT/O       | None       |           2 |               0 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/src_clk                                                                                                                                                                                                                                                                                        |
| g20       | 4     | BUFGCE/O        | None       |           0 |            1295 | 1295 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                      |
| g21+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        1200 |               0 | 1200 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0         |
| g20       | 4     | BUFGCE/O        | None       |           0 |              43 |   43 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0] |
| g21       | 1     | BUFGCE/O        | None       |           0 |            1157 | 1157 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g0        | 6     | BUFG_PS/O       | None       |        2006 |               0 | 2006 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/zynq_ultra_ps_e_0/inst/pl_clk0                                   |
| g2+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                          |
| g20       | 4     | BUFGCE/O        | None       |           0 |              21 |   21 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                           |
| g21       | 1     | BUFGCE/O        | None       |           0 |            1944 | 1944 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
| g2        | 23    | BUFG_GT/O       | None       |           1 |               0 |   1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/dp_rx_hier_0/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK |
| g4        | 2     | BUFGCE/O        | None       |         161 |               0 | 161 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/clk_wiz_0/inst/clk_out1                                          |
| g20+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                           |
| g21+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dpss_zcu102_rx_i/rst_ps8_0_99M/U0/peripheral_reset[0]                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


