Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Reading design: mips_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_top"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-fbg676

---- Source Options
Top Module Name                    : mips_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\regfile.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <regfile>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\alu.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <alu>.
Parsing verilog file "mips_define.vh" included at line 15.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\datapath.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <datapath>.
Parsing verilog file "mips_define.vh" included at line 89.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\cp0.v" into library work
Parsing module <cp0>.
Parsing verilog file "mips_define.vh" included at line 45.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\controller.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <controller>.
Parsing verilog file "mips_define.vh" included at line 77.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\cache.v" into library work
Parsing module <cache>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\vga_8x16.v" into library work
Parsing module <pc_vga_8x16_00_7F>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\parallel2serial.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <parallel2serial>.
Parsing verilog file "function.vh" included at line 20.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\mips_core.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips_core>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\inst_rom.v" into library work
Parsing module <inst_rom>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\cmu.v" into library work
Parsing module <cmu>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\vga_debug.v" into library work
Parsing module <vga_debug>.
WARNING:HDLCompiler:327 - "D:\00a\CA\CA_Exp\CA_Exp08\vga_debug.v" Line 59: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\vga.v" into library work
Parsing module <vga>.
WARNING:HDLCompiler:751 - "D:\00a\CA\CA_Exp\CA_Exp08\vga.v" Line 11: Redeclaration of ansi port h_count is not allowed
WARNING:HDLCompiler:751 - "D:\00a\CA\CA_Exp\CA_Exp08\vga.v" Line 22: Redeclaration of ansi port v_count is not allowed
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" into library work
Parsing module <my_clk_gen>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\display.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <display>.
Parsing verilog file "function.vh" included at line 27.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\clk_diff.v" into library work
Parsing module <clk_diff>.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\btn_scan.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <btn_scan>.
Parsing verilog file "function.vh" included at line 17.
Analyzing Verilog file "D:\00a\CA\CA_Exp\CA_Exp08\mips_top.v" into library work
Parsing verilog file "define.vh" included at line 1.
Parsing module <mips_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\00a\CA\CA_Exp\CA_Exp08\mips_top.v" Line 84: Port led_clr_n is not connected to this instance

Elaborating module <mips_top>.

Elaborating module <clk_diff>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <my_clk_gen>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=40,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 134: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 136: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 138: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 140: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 142: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 143: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 144: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 145: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 157: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 158: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 164: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 166: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 167: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\my_clk_gen.v" Line 168: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <btn_scan(CLK_FREQ=25)>.

Elaborating module <display>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=16,CODE_ENDIAN=1)>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=64,CODE_ENDIAN=1)>.
WARNING:HDLCompiler:25 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 91: Module <cmu> does not have a port named <cs>.
WARNING:HDLCompiler:1016 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 89: Port ram_stall is not connected to this instance

Elaborating module <mips>.

Elaborating module <mips_core>.

Elaborating module <controller>.
WARNING:HDLCompiler:413 - "D:\00a\CA\CA_Exp\CA_Exp08\controller.v" Line 279: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\00a\CA\CA_Exp\CA_Exp08\controller.v" Line 285: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <datapath>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "D:\00a\CA\CA_Exp\CA_Exp08\datapath.v" Line 394: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\datapath.v" Line 373: Assignment to data_rs_mem ignored, since the identifier is never used

Elaborating module <cp0>.
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 51: Assignment to inst_ren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 54: Assignment to mem_ren ignored, since the identifier is never used

Elaborating module <inst_rom>.
Reading initialization file \"inst_mem.hex\".
WARNING:HDLCompiler:1670 - "D:\00a\CA\CA_Exp\CA_Exp08\inst_rom.v" Line 18: Signal <data> in initial block is partially initialized.
WARNING:HDLCompiler:413 - "D:\00a\CA\CA_Exp\CA_Exp08\inst_rom.v" Line 33: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <cmu>.

Elaborating module <cache>.
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\cmu.v" Line 53: Assignment to cache_tag ignored, since the identifier is never used
ERROR:HDLCompiler:267 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 91: Cannot find port cs on this module
Module mips remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\00a\CA\CA_Exp\CA_Exp08\mips.v" Line 8: Empty module <mips> remains a black box.

Elaborating module <vga>.
WARNING:HDLCompiler:189 - "D:\00a\CA\CA_Exp\CA_Exp08\mips_top.v" Line 128: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\00a\CA\CA_Exp\CA_Exp08\mips_top.v" Line 132: Assignment to vga_rdn ignored, since the identifier is never used

Elaborating module <vga_debug>.

Elaborating module <pc_vga_8x16_00_7F>.

Elaborating module
<RAMB16_S1(INIT_00=256'b011111101000000110000001100110011011110110000001100000011010010110000001011111100000000000000000,INIT_01=256'b01111110111111111111111111100111110000111111111111111111110110111111111101111110000000000000000000000000000000000000000000000000000100000011100001111100111111101111111011111110111111100110110000000000000000000000000000000000,INIT_02=256'b0100000011100001111100111111100111110000111000000100000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000111001111110011111100111001111000011110000011000000000000000000000000000,INIT_03=256'b0111100000110000001100001111110111111111111111101111110001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000011000001111000011110000011000000000000000000000000000000000000000000000000000,INIT_04=256'b1111111111111111111111111111111111111111111111111110011111000011110000111110011111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000011110001100110010
000100100001001100110001111000000000000000000000000000000000000000000,INIT_05=256'b1111111111111111111111111111111111111111110000111001100110111101101111011001100111000011111111111111111111111111111111111111111100000000000000000000000000000000011110001100110011001100110011001100110001111000001100100001101000001110000111100000000000000000,INIT_06=256'b011000000110000111111000011000001111000110011001100110011001100110011000111100000000000000000000000000000000000000000000000000111000001111000001110000001100000011000000110000001100000011111100110011001111110000000000000000,INIT_07=256'b01100000011100110111001110110011101100011011000110110001101100011011111110110001101111111000000000000000000000000000000000000000000000000000110000001100011011011001111001110011100111100110110110001100000011000000000000000000000000000,INIT_08=256'b01000000011000000111000001111000011111000111111101111100011110000111000001100000010000000000000000000000000000000000000000000000000000010000001100000111000011110001111101111111000111110000
1111000001110000001100000001000000000,INIT_09=256'b0110000011110001111110000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000011001100110011000000000011001100110011001100110011001100110011001100110011001100000000000000000,INIT_0A=256'b011011000110110001101100011011000110110111101111011011110110111101101101111111000000000000000000000000000000000000000001111100110001100000110000111000011011001100011011000110011011000011100001100000110001100111110000000000,INIT_0B=256'b011111110111111101111111011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100001100000111100011111100001100000011000000110000111111000111100000110000000000000000000,INIT_0C=256'b011000000110000001100000011000000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000000110000011110001111110000110000001100000011000000110000001100000011000000110000000000000000000,INIT_0D=256'b0110000000110011111110000011000001
1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011000001111111001100000001100000000000000000000000000000000000000000000,INIT_0E=256'b01111111011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011001101111111101100110001001000000000000000000000000000000000000000000,INIT_0F=256'b0111111101111111001111100011111000011100000111000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000001110000111110001111100111111101111111000000000000000000000000000000000,INIT_10=256'b0110000001100000000000000110000001100000011000001111000011110000111100000110000000000000000000,INIT_11=256'b01001000110011001100110011001100000000000000000000000000000000000000000011011000110110011111110011011000110110001101100111111100110110001101100000000000000000000000000,INIT_12=256'b01100000011000011111001100011010000110000001100000011001111100110000001100001011000110011111000
00110000001100000000000000000000000000000000000100001101100011001100000001100000001100000001100110001101100001000000000000000000000000000000000,INIT_13=256'b01110110110011001100110011001100110111000111011000111000011011000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100000011000000000000,INIT_14=256'b01100000110000011000000110000001100000011000000110000001100000001100000001100000000000000000000000000000000000000000000000000001100000001100000001100000011000000110000001100000011000000110000011000001100000000000000000000,INIT_15=256'b0110011000111100111111110011110001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000110000111111000011000000110000000000000000000000000000000000000000000,INIT_16=256'b0110000000110000001100000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111
11000000000000000000000000000000000000000000000000000000000,INIT_17=256'b011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000001100000001100000001100000001100000001100000001000000000000000000000000000000000,INIT_18=256'b01111100110001101100011011100110111101101101111011001110110001101100011001111100000000000000000000000000000000000000000000000000011111100001100000011000000110000001100000011000000110000111100000111000000110000000000000000000,INIT_19=256'b011111110110001101100000001100000001100000001100000001100000001101100011001111100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011000111100000001100000011011000110011111000000000000000000,INIT_1A=256'b011110000011000000110000001100111111101100110001101100001111000001110000001100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011011111100110000001100000011000000111111100000000000000000,INIT_1B=256'b01
111100110001101100011011000110110001101111110011000000110000000110000000111000000000000000000000000000000000000000000000000000001100000011000000110000001100000001100000001100000001100000011011000110111111100000000000000000,INIT_1C=256'b01111100110001101100011011000110110001100111110011000110110001101100011001111100000000000000000000000000000000000000000000000000011110000000110000000110000001100000011001111110110001101100011011000110011111000000000000000000,INIT_1D=256'b0110000001100000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000001100000001100000011000000000000000000000000000000110000001100000000000000000000000000000000000,INIT_1E=256'b0110000011000001100000110000011000000011000000011000000011000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000011111100000000000000000000000000000000000000000,INIT_1F=256'b0110000000110000000110000000110000000110000011000001100000110000011000000000000000000000
0000000000000000000000000000000000000000000110000001100000000000000110000001100000011000000011001100011011000110011111000000000000000000,INIT_20=256'b01111100110000001101110011011110110111101101111011000110110001101100011001111100000000000000000000000000000000000000000000000000110001101100011011000110110001101111111011000110110001100110110000111000000100000000000000000000,INIT_21=256'b011111100011001100110011001100110011001100111110001100110011001100110011011111100000000000000000000000000000000000000000000000000001111000110011011000010110000001100000011000000110000001100001001100110001111000000000000000000,INIT_22=256'b011111000011011000110011001100110011001100110011001100110011001100110110011111000000000000000000000000000000000000000000000000000111111100110011001100010011000000110100001111000011010000110001001100110111111100000000000000000,INIT_23=256'b01111000001100000011000000110000001101000011110000110100001100010011001101111111000000000000000000000000000000000000000000000000000111010011001101100011011000
1101101111011000000110000001100001001100110001111000000000000000000,INIT_24=256'b011000110110001101100011011000110110001101111111011000110110001101100011011000110000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000001100000011000001111000000000000000000,INIT_25=256'b01111000110011001100110011001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000111001100110011001100110011011000111100001111000011011000110011001100110111001100000000000000000,INIT_26=256'b011111110011001100110001001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000000110000111100001111000011110000111100001111011011111111111111111111100111110000110000000000000000,INIT_27=256'b011000110110001101100011011000110110011101101111011111110111101101110011011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110011111000000000000000000,I
NIT_28=256'b011110000011000000110000001100000011000000111110001100110011001100110011011111100000000000000000000000000000000000000111000001100011111001101111011010110110001101100011011000110110001101100011011000110011111000000000000000000,INIT_29=256'b011100110011001100110011001100110011011000111110001100110011001100110011011111100000000000000000000000000000000000000000000000000011111001100011011000110000001100000110000111000011000001100011011000110011111000000000000000000,INIT_2A=256'b0111100000110000001100000011000000110000001100000011000100110011101101111111111000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110110001100000000000000000,INIT_2B=256'b011000001111000110011011000011110000111100001111000011110000111100001111000011000000000000000000000000000000000000000000000000011001100110011011111111110110111101101111000011110000111100001111000011110000110000000000000000,INIT_2C=256'b0110000111100001101100110001111000001100000011000001111000110
01101100001111000011000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000111100011001101100001111000011110000110000000000000000,INIT_2D=256'b011111111110000111100000101100000001100000001100000001100100001101100001111111111000000000000000000000000000000000000000000000000001111000011000000110000001100000011000000110000001100000011000000110000001111000000000000000000,INIT_2E=256'b010000001100000111000011100001110000111000011100000110000001000000000000000000000000000000000000000000000000000000000000000001111000000110000001100000011000000110000001100000011000000110000001100001111000000000000000000,INIT_2F=256'b01100011001101100001110000001000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_30=256'b011000001100000011000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000000000000000000000000000000000,INIT_31=256'b01111100011001100110011001100110011
001100110110001111000011000000110000011100000000000000000000000000000000000000000000000000000011111001100011011000000110000001100000011000110011111000000000000000000000000000000000000000000,INIT_32=256'b01110110110011001100110011001100110011000110110000111100000011000000110000011100000000000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000000000000000000000000000,INIT_33=256'b011110000011000000110000001100000011000001111000001100000011001000110110000111000000000000000000000000000011110001100110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000,INIT_34=256'b011100110011001100110011001100110011001100111011001101100011000000110000011100000000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000,INIT_35=256'b011110001100110011001100000011000000110000001100000011000000110000001100000111000000000000001100000011000
0000000000000000000000000000000000000000000000111001100110011001101100011110000111100001101100011001100110000001100000111000000000000000000000,INIT_36=256'b0111100000110000001100000011000000110000001100000011000000110000001100000111000000000000000000000000000000000000000000000000000110110111101101111011011110110111101101111111111111001100000000000000000000000000000000000000000,INIT_37=256'b01100110011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000000000000000000000000000000000,INIT_38=256'b011110000011000000110000001111100011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000111100000110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000,INIT_39=256'b0111100000110000001100000011000000110011001110110110111000000000000000000000000000000000000000000000000000000000000000000000000000
11111001100011000001100001110000110000011000110011111000000000000000000000000000000000000000000,INIT_3A=256'b011100001101100011000000110000001100000011000011111100001100000011000000010000000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000000000000000000000000000,INIT_3B=256'b011000001111000110011011000011110000111100001111000011000000000000000000000000000000000000000000000000000000000000000000000000011001101111111111011011110110111100001111000011110000110000000000000000000000000000000000000000,INIT_3C=256'b011000011011001100011110000011000001111000110011011000011000000000000000000000000000000000000000000000000111110000000110000000110011111101100011011000110110001101100011011000110110001100000000000000000000000000000000000000000,INIT_3D=256'b011111110110001100110000000110000000110001100110011111110000000000000000000000000000000000000000000000000000000000000000000000000000011100001100000011000000110000001100001110000000110000001100000011000000
011100000000000000000,INIT_3E=256'b011000000110000001100000011000000110000000000000011000000110000001100000011000000000000000000000000000000000000000000000000000011100000001100000011000000110000001100000001110000110000001100000011000011100000000000000000000,INIT_3F=256'b01101110001110110000000000000000000000000000000000000000000000000000000001111111011000110110001101100011001101100001110000001000000000000000000000000000000000000>.
--> 

Total memory usage is 283796 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    0 (   0 filtered)

