

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sat Mar 23 20:26:42 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.76|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: currentState_load (36)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:15  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_5 (39)  [1/1] 0.00ns  loc: correlator.cpp:77
codeRepl:18  br i1 %currentState_load, label %._crit_edge140, label %0

ST_1: empty (45)  [2/2] 0.00ns
._crit_edge140:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_1: StgValue_7 (88)  [1/1] 0.00ns  loc: correlator.cpp:112
._crit_edge139:0  store i1 true, i1* @currentState, align 1


 <State 2>: 2.68ns
ST_2: phaseClass_V_load (38)  [1/1] 0.00ns  loc: correlator.cpp:94
codeRepl:17  %phaseClass_V_load = load i4* @phaseClass_V, align 1

ST_2: StgValue_9 (42)  [1/1] 1.03ns  loc: correlator.cpp:80
:1  store i4 0, i4* @phaseClass_V, align 1

ST_2: empty (45)  [1/2] 0.00ns
._crit_edge140:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: p_Val2_s (46)  [1/1] 0.00ns
._crit_edge140:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_2: i_data_last_V_tmp (47)  [1/1] 0.00ns
._crit_edge140:2  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_2: p_Val2_1 (48)  [1/1] 0.00ns  loc: correlator.cpp:87
._crit_edge140:3  %p_Val2_1 = trunc i32 %p_Val2_s to i16

ST_2: StgValue_14 (49)  [1/1] 0.00ns  loc: correlator.cpp:87
._crit_edge140:4  store i16 %p_Val2_1, i16* @unScalled_V, align 2

ST_2: op_V_read_assign (50)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge140:5  %op_V_read_assign = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)

ST_2: StgValue_16 (51)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge140:6  store i21 %op_V_read_assign, i21* @newVal_V, align 4

ST_2: cond_i (52)  [1/1] 1.97ns  loc: correlator.cpp:120->correlator.cpp:94
._crit_edge140:7  %cond_i = icmp eq i4 %phaseClass_V_load, 0

ST_2: StgValue_18 (53)  [1/1] 0.00ns  loc: correlator.cpp:120->correlator.cpp:94
._crit_edge140:8  br i1 %cond_i, label %.preheader.0.i, label %correlator.exit

ST_2: cor_phaseClass0_V_9_s (55)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:0  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4

ST_2: StgValue_20 (56)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:1  store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8

ST_2: cor_phaseClass0_V_8_s (57)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:2  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16

ST_2: StgValue_22 (58)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:3  store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4

ST_2: cor_phaseClass0_V_7_s (59)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:4  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4

ST_2: StgValue_24 (60)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:5  store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16

ST_2: cor_phaseClass0_V_6_s (61)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:6  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8

ST_2: StgValue_26 (62)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:7  store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4

ST_2: cor_phaseClass0_V_5_s (63)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:8  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4

ST_2: StgValue_28 (64)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:9  store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8

ST_2: cor_phaseClass0_V_4_s (65)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:10  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16

ST_2: StgValue_30 (66)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:11  store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4

ST_2: cor_phaseClass0_V_3_s (67)  [1/1] 0.00ns
.preheader.0.i:12  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4

ST_2: extLd3 (68)  [1/1] 0.00ns
.preheader.0.i:13  %extLd3 = sext i21 %cor_phaseClass0_V_3_s to i32

ST_2: StgValue_33 (69)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:14  store i32 %extLd3, i32* @cor_phaseClass0_V_4, align 16

ST_2: cor_phaseClass0_V_2_s (70)  [1/1] 0.00ns
.preheader.0.i:15  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4

ST_2: StgValue_35 (71)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:16  store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4

ST_2: cor_phaseClass0_V_1_s (72)  [1/1] 0.00ns
.preheader.0.i:17  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4

ST_2: StgValue_37 (73)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:18  store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4

ST_2: cor_phaseClass0_V_0_s (74)  [1/1] 0.00ns
.preheader.0.i:19  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4

ST_2: StgValue_39 (75)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:20  store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4

ST_2: StgValue_40 (76)  [1/1] 0.00ns  loc: correlator.cpp:126->correlator.cpp:94
.preheader.0.i:21  store i21 %op_V_read_assign, i21* @cor_phaseClass0_V_0, align 4

ST_2: tmp_6 (82)  [1/1] 1.65ns  loc: correlator.cpp:102
correlator.exit:3  %tmp_6 = add i4 %phaseClass_V_load, 1

ST_2: StgValue_42 (83)  [1/1] 1.03ns  loc: correlator.cpp:100
correlator.exit:4  store i4 %tmp_6, i4* @phaseClass_V, align 1

ST_2: o_data_data_V_tmp (84)  [1/1] 0.00ns  loc: correlator.cpp:104
correlator.exit:5  %o_data_data_V_tmp = zext i4 %tmp_6 to i32

ST_2: StgValue_44 (85)  [2/2] 0.00ns  loc: correlator.cpp:104
correlator.exit:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)


 <State 3>: 2.76ns
ST_3: StgValue_45 (21)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !93

ST_3: StgValue_46 (22)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !97

ST_3: StgValue_47 (23)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !101

ST_3: StgValue_48 (24)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !105

ST_3: StgValue_49 (25)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_3: StgValue_50 (26)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_51 (27)  [1/1] 0.00ns  loc: correlator.cpp:17
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_52 (28)  [1/1] 0.00ns  loc: correlator.cpp:18
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_53 (29)  [1/1] 0.00ns  loc: correlator.cpp:20
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_54 (30)  [1/1] 0.00ns  loc: correlator.cpp:44
codeRepl:9  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_55 (31)  [1/1] 0.00ns  loc: correlator.cpp:47
codeRepl:10  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_56 (32)  [1/1] 0.00ns  loc: correlator.cpp:54
codeRepl:11  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_57 (33)  [1/1] 0.00ns  loc: correlator.cpp:59
codeRepl:12  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_58 (34)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_59 (35)  [1/1] 0.00ns  loc: correlator.cpp:65
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_60 (37)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_61 (41)  [1/1] 1.03ns  loc: correlator.cpp:79
:0  store i32 0, i32* @loadCount_V, align 4

ST_3: StgValue_62 (43)  [1/1] 0.00ns  loc: correlator.cpp:83
:2  br label %._crit_edge139

ST_3: StgValue_63 (77)  [1/1] 0.00ns
.preheader.0.i:22  br label %correlator.exit

ST_3: loadCount_V_load (79)  [1/1] 0.00ns  loc: correlator.cpp:98
correlator.exit:0  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_3: tmp_4 (80)  [1/1] 1.73ns  loc: correlator.cpp:98
correlator.exit:1  %tmp_4 = add i32 %loadCount_V_load, 1

ST_3: StgValue_66 (81)  [1/1] 1.03ns  loc: correlator.cpp:98
correlator.exit:2  store i32 %tmp_4, i32* @loadCount_V, align 4

ST_3: StgValue_67 (85)  [1/2] 0.00ns  loc: correlator.cpp:104
correlator.exit:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)

ST_3: StgValue_68 (86)  [1/1] 0.00ns  loc: correlator.cpp:114
correlator.exit:7  br label %._crit_edge139

ST_3: StgValue_69 (89)  [1/1] 0.00ns  loc: correlator.cpp:117
._crit_edge139:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unScalled_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentState_load     (load          ) [ 0111]
StgValue_5            (br            ) [ 0000]
StgValue_7            (store         ) [ 0000]
phaseClass_V_load     (load          ) [ 0000]
StgValue_9            (store         ) [ 0000]
empty                 (read          ) [ 0000]
p_Val2_s              (extractvalue  ) [ 0000]
i_data_last_V_tmp     (extractvalue  ) [ 0101]
p_Val2_1              (trunc         ) [ 0000]
StgValue_14           (store         ) [ 0000]
op_V_read_assign      (bitconcatenate) [ 0000]
StgValue_16           (store         ) [ 0000]
cond_i                (icmp          ) [ 0111]
StgValue_18           (br            ) [ 0000]
cor_phaseClass0_V_9_s (load          ) [ 0000]
StgValue_20           (store         ) [ 0000]
cor_phaseClass0_V_8_s (load          ) [ 0000]
StgValue_22           (store         ) [ 0000]
cor_phaseClass0_V_7_s (load          ) [ 0000]
StgValue_24           (store         ) [ 0000]
cor_phaseClass0_V_6_s (load          ) [ 0000]
StgValue_26           (store         ) [ 0000]
cor_phaseClass0_V_5_s (load          ) [ 0000]
StgValue_28           (store         ) [ 0000]
cor_phaseClass0_V_4_s (load          ) [ 0000]
StgValue_30           (store         ) [ 0000]
cor_phaseClass0_V_3_s (load          ) [ 0000]
extLd3                (sext          ) [ 0000]
StgValue_33           (store         ) [ 0000]
cor_phaseClass0_V_2_s (load          ) [ 0000]
StgValue_35           (store         ) [ 0000]
cor_phaseClass0_V_1_s (load          ) [ 0000]
StgValue_37           (store         ) [ 0000]
cor_phaseClass0_V_0_s (load          ) [ 0000]
StgValue_39           (store         ) [ 0000]
StgValue_40           (store         ) [ 0000]
tmp_6                 (add           ) [ 0000]
StgValue_42           (store         ) [ 0000]
o_data_data_V_tmp     (zext          ) [ 0101]
StgValue_45           (specbitsmap   ) [ 0000]
StgValue_46           (specbitsmap   ) [ 0000]
StgValue_47           (specbitsmap   ) [ 0000]
StgValue_48           (specbitsmap   ) [ 0000]
StgValue_49           (spectopmodule ) [ 0000]
StgValue_50           (specinterface ) [ 0000]
StgValue_51           (specinterface ) [ 0000]
StgValue_52           (specinterface ) [ 0000]
StgValue_53           (specpipeline  ) [ 0000]
StgValue_54           (specreset     ) [ 0000]
StgValue_55           (specreset     ) [ 0000]
StgValue_56           (specreset     ) [ 0000]
StgValue_57           (specreset     ) [ 0000]
StgValue_58           (specreset     ) [ 0000]
StgValue_59           (specreset     ) [ 0000]
StgValue_60           (specreset     ) [ 0000]
StgValue_61           (store         ) [ 0000]
StgValue_62           (br            ) [ 0000]
StgValue_63           (br            ) [ 0000]
loadCount_V_load      (load          ) [ 0000]
tmp_4                 (add           ) [ 0000]
StgValue_66           (store         ) [ 0000]
StgValue_67           (write         ) [ 0000]
StgValue_68           (br            ) [ 0000]
StgValue_69           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="currentState">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="loadCount_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="unScalled_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unScalled_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="33" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="currentState_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_7_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="phaseClass_V_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass_V_load/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_9_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="33" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_data_last_V_tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="33" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_data_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Val2_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_14_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="op_V_read_assign_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="21" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op_V_read_assign/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="StgValue_16_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="21" slack="0"/>
<pin id="145" dir="0" index="1" bw="21" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="cond_i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="cor_phaseClass0_V_9_s_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_9_s/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="StgValue_20_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="cor_phaseClass0_V_8_s_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_8_s/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_22_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="cor_phaseClass0_V_7_s_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_7_s/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="StgValue_24_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="cor_phaseClass0_V_6_s_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="StgValue_26_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="cor_phaseClass0_V_5_s_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_28_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="cor_phaseClass0_V_4_s_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_30_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="cor_phaseClass0_V_3_s_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="21" slack="0"/>
<pin id="217" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="extLd3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="21" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd3/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_33_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="21" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cor_phaseClass0_V_2_s_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="21" slack="0"/>
<pin id="231" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_35_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="21" slack="0"/>
<pin id="235" dir="0" index="1" bw="21" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="cor_phaseClass0_V_1_s_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="21" slack="0"/>
<pin id="241" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_37_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="21" slack="0"/>
<pin id="245" dir="0" index="1" bw="21" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="cor_phaseClass0_V_0_s_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="21" slack="0"/>
<pin id="251" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="StgValue_39_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="21" slack="0"/>
<pin id="255" dir="0" index="1" bw="21" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="StgValue_40_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="21" slack="0"/>
<pin id="261" dir="0" index="1" bw="21" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="StgValue_42_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="o_data_data_V_tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_data_data_V_tmp/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_61_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="loadCount_V_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_66_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="currentState_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_data_last_V_tmp_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_data_last_V_tmp "/>
</bind>
</comp>

<comp id="313" class="1005" name="cond_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

<comp id="317" class="1005" name="o_data_data_V_tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="78" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="78" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="128"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="106" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="135" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="106" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="96" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="120" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="316"><net_src comp="149" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="277" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="86" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {3 }
	Port: o_data_last_V | {3 }
	Port: currentState | {1 }
	Port: phaseClass_V | {2 }
	Port: loadCount_V | {3 }
	Port: unScalled_V | {2 }
	Port: newVal_V | {2 }
	Port: cor_phaseClass0_V_9 | {2 }
	Port: cor_phaseClass0_V_10 | {2 }
	Port: cor_phaseClass0_V_8 | {2 }
	Port: cor_phaseClass0_V_7 | {2 }
	Port: cor_phaseClass0_V_6 | {2 }
	Port: cor_phaseClass0_V_5 | {2 }
	Port: cor_phaseClass0_V_4 | {2 }
	Port: cor_phaseClass0_V_3 | {2 }
	Port: cor_phaseClass0_V_2 | {2 }
	Port: cor_phaseClass0_V_1 | {2 }
	Port: cor_phaseClass0_V_0 | {2 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {1 }
	Port: correlateTop : i_data_last_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : phaseClass_V | {2 }
	Port: correlateTop : loadCount_V | {3 }
	Port: correlateTop : cor_phaseClass0_V_9 | {2 }
	Port: correlateTop : cor_phaseClass0_V_8 | {2 }
	Port: correlateTop : cor_phaseClass0_V_7 | {2 }
	Port: correlateTop : cor_phaseClass0_V_6 | {2 }
	Port: correlateTop : cor_phaseClass0_V_5 | {2 }
	Port: correlateTop : cor_phaseClass0_V_4 | {2 }
	Port: correlateTop : cor_phaseClass0_V_3 | {2 }
	Port: correlateTop : cor_phaseClass0_V_2 | {2 }
	Port: correlateTop : cor_phaseClass0_V_1 | {2 }
	Port: correlateTop : cor_phaseClass0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_5 : 1
	State 2
		p_Val2_1 : 1
		StgValue_14 : 2
		op_V_read_assign : 2
		StgValue_16 : 3
		cond_i : 1
		StgValue_18 : 2
		StgValue_20 : 1
		StgValue_22 : 1
		StgValue_24 : 1
		StgValue_26 : 1
		StgValue_28 : 1
		StgValue_30 : 1
		extLd3 : 1
		StgValue_33 : 2
		StgValue_35 : 1
		StgValue_37 : 1
		StgValue_39 : 1
		StgValue_40 : 3
		tmp_6 : 1
		StgValue_42 : 2
		o_data_data_V_tmp : 2
		StgValue_44 : 3
	State 3
		tmp_4 : 1
		StgValue_66 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |       tmp_6_fu_265       |    17   |    9    |
|          |       tmp_4_fu_292       |   101   |    37   |
|----------|--------------------------|---------|---------|
|   icmp   |       cond_i_fu_149      |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_78      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |      grp_write_fu_86     |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|      p_Val2_s_fu_116     |    0    |    0    |
|          | i_data_last_V_tmp_fu_120 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      p_Val2_1_fu_125     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|  op_V_read_assign_fu_135 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |       extLd3_fu_219      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   | o_data_data_V_tmp_fu_277 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   118   |    48   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      cond_i_reg_313     |    1   |
|currentState_load_reg_304|    1   |
|i_data_last_V_tmp_reg_308|    1   |
|o_data_data_V_tmp_reg_317|   32   |
+-------------------------+--------+
|          Total          |   35   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_86 |  p3  |   2  |   4  |    8   ||    9    |
| grp_write_fu_86 |  p4  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   10   ||  2.058  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   118  |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   153  |   66   |
+-----------+--------+--------+--------+
