# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab2.srcs/sources_1/new/FullAdder.v"
verilog xil_defaultlib  "../../../Lab2.srcs/sources_1/new/SevenSegLogic.v"
verilog xil_defaultlib  "../../../Lab2.srcs/sources_1/new/Adder.v"
verilog xil_defaultlib  "../../../Lab2.srcs/sources_1/new/Top.v"
verilog xil_defaultlib  "../../../Lab2.srcs/sim_1/imports/Lab2/lab2_tests.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
