do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:58 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:55:58 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:59 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:56:00 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:00 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:56:01 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:56:02 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:02 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:56:04 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:04 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:56:04 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:04 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:56:05 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:05 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:56:06 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:06 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:56:07 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:07 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:56:08 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:56:08 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:56:09 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:56:11 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 23:56:11 on Sep 16,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(90): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# End time: 23:56:18 on Sep 16,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work accelerator_top_testbench 
# Start time: 23:56:18 on Sep 16,2020
# Loading sv_std.std
# Loading work.accelerator_top_testbench
# Loading work.accelerator_top
# Loading work.projection_mem_interface
# Loading work.memory_double
# Loading work.feature_mem_interface
# Loading work.memory_single
# Loading work.encoding_controller
# Loading work.encoding
# Loading work.class_mem_interface
# Loading work.class_checking_controller
# Loading work.similarity_checker
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_double.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./projection_mem_interface.sv(12): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_1'. The port definition is at: memory_double.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/projection_mem/ram File: memory_double.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(15): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(16): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(17): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./feature_mem_interface.sv(18): [PCDPC] - Port size (8) does not match connection size (16) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/feature_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(50): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_mem_interface.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem File: ./class_mem_interface.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(18): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram0 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(19): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram1 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(20): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram2 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(21): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram3 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(23): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram4 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(24): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram5 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(25): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram6 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(26): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram7 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(28): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram8 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(29): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram9 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(30): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram10 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(31): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram11 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(33): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram12 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(34): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram13 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(35): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram14 File: memory_single.sv
# ** Warning: (vsim-3015) ./class_mem_interface.sv(36): [PCDPC] - Port size (11) does not match connection size (32) for port 'address_0'. The port definition is at: memory_single.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_mem/ram15 File: memory_single.sv
# ** Warning: (vsim-3015) ./accelerator_top.sv(51): [PCDPC] - Port size (5) does not match connection size (32) for port 'class_num'. The port definition is at: ./class_checking_controller.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/class_check_control File: ./class_checking_controller.sv
# ** Warning: (vsim-3839) encoding_module.sv(23): Variable '/accelerator_top_testbench/dut/mac/out_temp', driven via a port connection, is multiply driven. See encoding_module.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /accelerator_top_testbench/dut/mac File: encoding_module.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftvjfcxn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvjfcxn
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/period'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/out'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/inputs'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/clk'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_inter'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/input1'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/input2'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 9
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/out'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 10
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/carry_out'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 11
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/carry'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accelerator_top.sv(104)
#    Time: 11342 ns  Iteration: 1  Instance: /accelerator_top_testbench
# Break in Module accelerator_top_testbench at ./accelerator_top.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:34 on Sep 16,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 23:57:34 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:34 on Sep 16,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 23:57:36 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:36 on Sep 16,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 23:57:37 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:37 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 23:57:38 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:38 on Sep 16,2020
# vlog -reportprogress 300 ./encoding_controller.sv 
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# 
# Top level modules:
# 	encoding_controller_testbench
# End time: 23:57:40 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:40 on Sep 16,2020
# vlog -reportprogress 300 ./memory_single.sv 
# -- Compiling module memory_single
# 
# Top level modules:
# 	memory_single
# End time: 23:57:40 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:40 on Sep 16,2020
# vlog -reportprogress 300 ./memory_double.sv 
# -- Compiling module memory_double
# 
# Top level modules:
# 	memory_double
# End time: 23:57:41 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:41 on Sep 16,2020
# vlog -reportprogress 300 ./projection_mem_interface.sv 
# -- Compiling module memory_double
# -- Compiling module projection_mem_interface
# -- Compiling module projection_mem_interface_testbench
# 
# Top level modules:
# 	projection_mem_interface_testbench
# End time: 23:57:42 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:42 on Sep 16,2020
# vlog -reportprogress 300 ./feature_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module feature_mem_interface
# -- Compiling module feature_mem_interface_testbench
# 
# Top level modules:
# 	feature_mem_interface_testbench
# End time: 23:57:43 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:43 on Sep 16,2020
# vlog -reportprogress 300 ./class_mem_interface.sv 
# -- Compiling module memory_single
# -- Compiling module class_mem_interface
# -- Compiling module class_mem_interface_testbench
# 
# Top level modules:
# 	class_mem_interface_testbench
# End time: 23:57:43 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:43 on Sep 16,2020
# vlog -reportprogress 300 ./class_checking_controller.sv 
# -- Compiling module class_checking_controller
# -- Compiling module class_checking_controller_testbench
# 
# Top level modules:
# 	class_checking_controller_testbench
# End time: 23:57:44 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:44 on Sep 16,2020
# vlog -reportprogress 300 ./similarity_checker.sv 
# -- Compiling module similarity_checker
# -- Compiling module similarity_checker_testbench
# 
# Top level modules:
# 	similarity_checker_testbench
# End time: 23:57:45 on Sep 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:45 on Sep 16,2020
# vlog -reportprogress 300 ./accelerator_top.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# -- Compiling module encoding_controller
# -- Compiling module encoding_controller_testbench
# -- Compiling module accelerator_top
# -- Compiling module accelerator_top_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# 	encoding_controller_testbench
# 	accelerator_top_testbench
# End time: 23:57:47 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 23:57:49 on Sep 16,2020, Elapsed time: 0:01:31
# Errors: 30, Warnings: 27
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 23:57:49 on Sep 16,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(90): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftjdz8ja".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjdz8ja
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(115)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 115
# End time: 23:59:09 on Sep 16,2020, Elapsed time: 0:01:20
# Errors: 0, Warnings: 3
