<div class="rst-content">

<table class="sphinxhide" width="100%">
<tr width="100%">
<td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/>
<a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</a>
<a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis-AI™ Development Environment on xilinx.com</a>
</td>
</tr>
</table>
<p><em><strong>Version: Vitis 2021.2</strong></em></p>
<h2>Introduction</h2>
<p>Developing an accelerated AI Engine design for the VCK190, can be done using the Vitis™ compiler (<code class="docutils literal notranslate"><span class="pre">v++</span></code>). This compiler can be used to compile programmable logic (PL) kernels and connect these PL kernels to the AI Engine and PS device.</p>
<p>In this tutorial you will learn clocking concepts for the Vitis compiler and how to define clocking for ADF Graph, as well as PL kernels using clocking automation functionality. The design being used is a simple classifier design as shown in the following figure.</p>
<p><img alt="Design diagram" src="../../../../_images/event_noinfo.PNG"/></p>
<p>Pre-requisites for this tutorial are:</p>
<ul class="simple">
<li><p>Familiarity with the <code class="docutils literal notranslate"><span class="pre">aiecompiler</span></code> flow</p></li>
<li><p>Familiarity with the <code class="docutils literal notranslate"><span class="pre">gcc</span></code> style command-line compilation</p></li>
</ul>
<p>In the design the following clocking steps are used:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Kernel Location</th>
<th>Compile Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interpolator, Polar Clip, &amp; Classifier</td>
<td>AI Engine Frequency (1 GHz)</td>
</tr>
<tr>
<td><code>mm2s</code> &amp; <code>s2mm</code></td>
<td>150 MHz and 100 MHz (<code>v++ -c</code> &amp; <code>v++ -l</code>)</td>
</tr>
<tr>
<td>For detailed information, see the Clocking the PL Kernels section <a href="https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Clocking-the-PL-Kernels">here</a>.</td>
<td></td>
</tr>
</tbody>
</table><p><strong>IMPORTANT</strong>: Before beginning the tutorial, make sure to read and follow the <em>Vitis Software Platform Release Notes</em> (v2021.2) for setting up software and installing the VCK190 base platform.</p>
<p>Run the following steps before starting this tutorial:</p>
<ol class="simple">
<li><p>Set up your platform by running the <code class="docutils literal notranslate"><span class="pre">xilinx-versal-common-v2021.2/environment-setup-cortexa72-cortexa53-xilinx-linux</span></code> script as provided in the platform download. This script sets up the <code class="docutils literal notranslate"><span class="pre">SDKTARGETSYSROOT</span></code> and <code class="docutils literal notranslate"><span class="pre">CXX</span></code> variables. If the script is not present, you <strong>must</strong> run the <code class="docutils literal notranslate"><span class="pre">xilinx-versal-common-v2021.1/sdk.sh</span></code>.</p></li>
<li><p>Set up your <code class="docutils literal notranslate"><span class="pre">ROOTFS</span></code> and <code class="docutils literal notranslate"><span class="pre">IMAGE</span></code> to point to the <code class="docutils literal notranslate"><span class="pre">xilinx-versal-common-v2021.2</span></code> directory.</p></li>
<li><p>Set up your <code class="docutils literal notranslate"><span class="pre">PLATFORM_REPO_PATHS</span></code> environment variable based upon where you downloaded the platform.</p></li>
</ol>
<p>This tutorial targets the VCK190 ES board (see https://www.xilinx.com/products/boards-and-kits/vck190.html). This board is currently available via early access. If you have already purchased this board, download the necessary files from the lounge and ensure you have the correct licenses installed. If you do not have a board and ES license please contact your Xilinx sales contact.</p>
<h2>Objectives</h2>
<p>You will learn the following:</p>
<ul class="simple">
<li><p>Clocking of PL kernels</p></li>
<li><p>Introduction of datawidth converters, clock-domain crossing, and FIFOs in <code class="docutils literal notranslate"><span class="pre">v++</span></code></p></li>
</ul>
<h2>Step 1 - Building ADF Graph</h2>
<p>The ADF graph has connections to the PL through the PLIO interfaces. These interfaces can have reference clocking either from the <code class="docutils literal notranslate"><span class="pre">graph.cpp</span></code> through the <code class="docutils literal notranslate"><span class="pre">PLIO()</span></code> constructor or through the <code class="docutils literal notranslate"><span class="pre">--pl-freq</span></code>. This will help with determining what kind of clock can be set on the PL Kernels that are going to connect to the PLIO. Here you will set the reference frequency to be 200 MHz for all PLIO interfaces.</p>
<p><strong>NOTE</strong>: If you do not specify the <code class="docutils literal notranslate"><span class="pre">--pl-freq</span></code> it will be set to 1/4 the frequency of the AI Engine frequency.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>aiecompiler --target<span class="o">=</span>hw -include<span class="o">=</span><span class="s2">"</span><span class="k">$(</span>XILINX_VITIS<span class="k">)</span><span class="s2">/aietools/include"</span> -include<span class="o">=</span><span class="s2">"./aie"</span> -include<span class="o">=</span><span class="s2">"./data"</span> -include<span class="o">=</span><span class="s2">"./aie/kernels"</span> -include<span class="o">=</span><span class="s2">"./"</span> --pl-freq<span class="o">=</span><span class="m">200</span> --workdir<span class="o">=</span>./Work
</pre></div>
</div>
<p>or</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make aie
</pre></div>
</div>
<table border="1" class="docutils">
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--target</td>
<td>Target how the compiler will build the graph. Default is <code>hw</code></td>
</tr>
<tr>
<td>--include</td>
<td>All the typical include files needed to build the graph</td>
</tr>
<tr>
<td>--pl-freq</td>
<td>Sets all PLIO reference frequencies (in MHz)</td>
</tr>
<tr>
<td>--workdir</td>
<td>The location of where the work directory will be created</td>
</tr>
</tbody>
</table>
<h2>Step 2 - Clocking the PL Kernels</h2>
<p>In this design you will use three kernels called: <strong>MM2S</strong>, <strong>S2MM</strong>, and <strong>Polar_Clip</strong>, to connect to the PLIO. The <strong>MM2S</strong> and <strong>S2MM</strong> are AXI memory-mapped to AXI4-Stream HLS designs to handle mapping from DDR and streaming the data to the AI Engine. The <strong>Polar_Clip</strong> is a free running kernel that only contains two AXI4-Stream interfaces (input and output) that will receive data from the AI Engine, process the data, and send it back to the AI Engine. Clocking of these PLIO kernels is separate from the ADF Graph and these are specified when compiling the kernel, and when linking the design together.</p>
<p>Run the following commands:
<code class="docutils literal notranslate"><span class="pre">bash</span> <span class="pre">v++</span> <span class="pre">-c</span> <span class="pre">--platform</span> <span class="pre">$PLATFORM_REPO_PATHS/xilinx_vck190_es1_base_202110_1/xilinx_vck190_es1_base_202110_1.xpfm</span> <span class="pre">-k</span> <span class="pre">mm2s</span> <span class="pre">./pl_kernels/mm2s.cpp</span> <span class="pre">\</span> <span class="pre">--hls.clock</span> <span class="pre">150000000:mm2s</span> <span class="pre">-o</span> <span class="pre">mm2s.xo</span> <span class="pre">--save-temps</span> <span class="pre">v++</span> <span class="pre">-c</span> <span class="pre">--platform</span> <span class="pre">$PLATFORM_REPO_PATHS/xilinx_vck190_es1_base_202110_1/xilinx_vck190_es1_base_202110_1.xpfm</span> <span class="pre">-k</span> <span class="pre">s2mm</span> <span class="pre">./pl_kernels/s2mm.cpp</span> <span class="pre">\</span> <span class="pre">--hls.clock</span> <span class="pre">150000000:s2mm</span> <span class="pre">-o</span> <span class="pre">s2mm.xo</span> <span class="pre">--save-temps</span> <span class="pre">v++</span> <span class="pre">-c</span> <span class="pre">--platform</span> <span class="pre">$PLATFORM_REPO_PATHS/xilinx_vck190_es1_base_202110_1/xilinx_vck190_es1_base_202110_1.xpfm</span> <span class="pre">--hls.clock</span> <span class="pre">200000000:polar_clip</span> <span class="pre">-k</span> <span class="pre">polar_clip</span> <span class="pre">\</span> <span class="pre">./pl_kernels/polar_clip.cpp</span> <span class="pre">-o</span> <span class="pre">polar_clip.xo</span> <span class="pre">--save-temps</span> </code></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>Or this command:

```bash
make kernels
```
</pre></div>
</div>
<p>A brief explanation of the <code class="docutils literal notranslate"><span class="pre">v++</span></code> options:</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Flag/Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>-c</code></td>
<td>Tells <code>v++</code> to run the compiler.</td>
</tr>
<tr>
<td><code>--platform</code></td>
<td>(required) The platform to be compiled towards.</td>
</tr>
<tr>
<td><code>-k</code></td>
<td>(required) Kernel name.</td>
</tr>
<tr>
<td><code>--hls.clock</code></td>
<td>Tells the Vitis compiler to use a specific clock defined by a 9-digit number (in the previous example above the clock is 100 MHz). Specifying this will help with the compiler make optimizations based on kernel timing.</td>
</tr>
<tr>
<td><code>-o</code></td>
<td>(required) The output, which will always be <code>.xo</code>.</td>
</tr>
<tr>
<td><code>--save-temps</code></td>
<td>(optional) Will create a folder structure and save the compilation of the kernel.</td>
</tr>
</tbody>
</table><p>For additional information, see <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/vitiscommandcompiler.html">Vitis Compiler Command</a>.</p>
<p>After completion, you will have the <code class="docutils literal notranslate"><span class="pre">mm2s.xo</span></code>, <code class="docutils literal notranslate"><span class="pre">s2mm.xo</span></code>, <code class="docutils literal notranslate"><span class="pre">polar_clip.xo</span></code> files ready to be used by <code class="docutils literal notranslate"><span class="pre">v++</span></code>. The host application will communicate with these kernels to read/write data into memory.</p>
<h2>Step 3 - <code class="docutils literal notranslate"><span class="pre">v++</span></code> linker – Building the System</h2>
<p>Now that you have a compiled graph (<code class="docutils literal notranslate"><span class="pre">libadf.a</span></code>), the PLIO kernels (<code class="docutils literal notranslate"><span class="pre">mm2s.xo</span></code>, <code class="docutils literal notranslate"><span class="pre">s2mm.xo</span></code>, and <code class="docutils literal notranslate"><span class="pre">polar_clip.xo</span></code>), you can link everything up for the VCK190 platform.</p>
<p>A few things to remember in this step:</p>
<ol class="simple">
<li><p>For PLIO kernels, you need to specify their connectivity for the system.</p></li>
<li><p>Specify the clocking per PL Kernel.</p></li>
<li><p>You need to determine the <code class="docutils literal notranslate"><span class="pre">TARGET</span></code>: <em>hw</em> or <em>hw_emu</em>.</p></li>
</ol>
<p>To link kernels up to the platform and AI Engine, you will need to look at the <code class="docutils literal notranslate"><span class="pre">system.cfg</span></code> file. For this design the config file looks like this:</p>
<div class="highlight-ini notranslate"><div class="highlight"><pre><span></span><span class="k">[connectivity]</span>
<span class="na">nk</span><span class="o">=</span><span class="s">mm2s:1:mm2s</span>
<span class="na">nk</span><span class="o">=</span><span class="s">s2mm:1:s2mm</span>
<span class="na">nk</span><span class="o">=</span><span class="s">polar_clip:1:polar_clip</span>
<span class="na">stream_connect</span><span class="o">=</span><span class="s">mm2s.s:ai_engine_0.DataIn1</span>
<span class="na">stream_connect</span><span class="o">=</span><span class="s">ai_engine_0.clip_in:polar_clip.in_sample</span>
<span class="na">stream_connect</span><span class="o">=</span><span class="s">polar_clip.out_sample:ai_engine_0.clip_out</span>
<span class="na">stream_connect</span><span class="o">=</span><span class="s">ai_engine_0.DataOut1:s2mm.s</span>
</pre></div>
</div>
<p>Here you may notice some connectivity and clocking options.</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">nk</span></code> – This defines your PL kernels as such: <code class="docutils literal notranslate"><span class="pre">&lt;kernel&gt;:&lt;count&gt;:&lt;naming&gt;</span></code>. For this design, you only have one of each <code class="docutils literal notranslate"><span class="pre">s2mm</span></code>, <code class="docutils literal notranslate"><span class="pre">mm2s</span></code>, and <code class="docutils literal notranslate"><span class="pre">polar_clip</span></code> kernels.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">stream_connect</span></code> – This tells <code class="docutils literal notranslate"><span class="pre">v++</span></code> how to hook up the previous two kernels to the AI Engine instance. Remember, AI Engine only handles stream interfaces. You can also define a FIFO on this line by adding a depth value to the end.</p></li>
</ul>
<p>There are many more options available for <code class="docutils literal notranslate"><span class="pre">v++</span></code>. For a full list, see the documentation <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/vitiscommandcompiler.html">here</a>.</p>
<ol>
<li><p>Modify the <code class="docutils literal notranslate"><span class="pre">system.cfg</span></code> file so that the second <code class="docutils literal notranslate"><span class="pre">stream_connect</span></code> has a stream depth of <code class="docutils literal notranslate"><span class="pre">1024</span></code>. Replace the line with <code class="docutils literal notranslate"><span class="pre">ai_engine_0.Dataout</span></code> line with this: <code class="docutils literal notranslate"><span class="pre">stream_connect=ai_engine_0.Dataout:s2mm.s:1024</span></code></p>
<ul class="simple">
<li><p>Keep this file open for now.</p></li>
</ul>
</li>
<li><p>The data output of the AI Engine is at 32-bit and at a high clock frequency. To reduce the possibilities of dropping data, you can attach the <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> kernel to the AI Engine with a larger datawidth (eg. 64-bits) and the clock frequency to <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> to keep relative bandwidth the same. To do this the Vitis Compiler will auto instantiate a Clock Converter block and Datawidth Converter block to make sure connectivity is achieved.</p>
<ul class="simple">
<li><p>Open the <code class="docutils literal notranslate"><span class="pre">s2mm.cpp</span></code> in <code class="docutils literal notranslate"><span class="pre">./pl_kernels</span></code> to see that the line <code class="docutils literal notranslate"><span class="pre">23</span></code> has 64-bit defined for both input and output.</p></li>
</ul>
</li>
<li><p>Because the <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> kernel is running slower than the AI Engine output, you need to override the clock provided to it in <strong>Step 2</strong>. That was just for kernel compilation and linking is to make sure that clock is connected correctly. In the <code class="docutils literal notranslate"><span class="pre">system.cfg</span></code> file uncomment these lines:</p>
<div class="highlight-ini notranslate"><div class="highlight"><pre><span></span><span class="k">[clock]</span>
<span class="na">freqHz</span><span class="o">=</span><span class="s">200000000:s2mm.ap_clk</span>
<span class="na">tolerance</span><span class="o">=</span><span class="s">1000000:s2mm.ap_clk</span>
</pre></div>
</div>
<p>Here you are telling the <code class="docutils literal notranslate"><span class="pre">v++</span></code> linker to override the default clock frequency to 200 MHz for the <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> kernel, and setting the clock tolerance to 1 MHz. By setting a tolerance you are giving the linker a better chance to make sure a clock can be generated that meets your bandwidth.</p>
</li>
<li><p>With the changes made you can now run the following command:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>v++ --link --target hw --platform <span class="nv">$PLATFORM_REPO_PATHS</span>/xilinx_vck190_es1_base_202110_1/xilinx_vck190_es1_base_202110_1.xpfm s2mm.xo <span class="se">\</span>
    mm2s.xo polar_clip.xo ./aie/libadf.a --config system.cfg <span class="se">\</span>
    --save-temps -o tutorial1.xclbin
</pre></div>
</div>
</li>
</ol>
<pre><code>| Flag/Switch | Description |
| --- | --- |
| `--link` | Tells `v++` that it will be linking a design, so only the `*.xo` and `libadf.a` files are valid inputs. |
| `--target` | Tells `v++` how far of a build it should go, hardware (which will build down to a bitstream) or hardware emulation (which will build the emulation models). |
| `--platform` |  Same from the previous two steps. |
| `--config` | This allows you to simplify the `v++` command-line if it gets too unruly and have items in an ini style file. |
</code></pre><ol>
<li><p>When the linking is complete you can view what the design looks like in the Vivado® tools. Navigate to <code class="docutils literal notranslate"><span class="pre">_x/link/vivado/vpl</span></code>.</p>
<ol class="simple">
<li><p>Run the command in the terminal: <code class="docutils literal notranslate"><span class="pre">vivado</span> <span class="pre">-source</span> <span class="pre">openprj.tcl</span></code></p></li>
<li><p>When the tool is open, locate the button on the left in the Flow Navigator and click, “Open Block Design”. You should see an output similar to the following figure. (The following figure has reduced nets visible to see the added FIFO, Datawidth Converter, and Clock Converter).</p></li>
</ol>
<p><img alt="IPI Diagram" src="../../../../_images/vivado_ipi.PNG"/></p>
<p><strong>IMPORTANT: Do not change anything in this view. This is only for demonstration purposes.</strong></p>
<ul class="simple">
<li><p>From the changes made in the previous steps, you will notice a new clock, Datawidth Converter, Clock Converter, and a new FIFO on the <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> kernel.</p>
<ul>
<li><p>Do note that if you change a kernel or connectivity you have to re-run the <code class="docutils literal notranslate"><span class="pre">v++</span></code> linker.</p></li>
</ul>
</li>
</ul>
</li>
</ol>
<p><strong>NOTE: Any change to the <code class="docutils literal notranslate"><span class="pre">system.cfg</span></code> file can also be done on the command-line. Make sure to familiarize yourself with the Vitis compiler options by referring to the documentation <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/vitiscommandcompiler.html">here</a>.</strong></p>
<h2>Step 4 - Compiling Host Code</h2>
<p>When the <code class="docutils literal notranslate"><span class="pre">v++</span></code> linker is complete, you can compile the host code that will run on the Linux that comes with the platform. Compiling code for the design requires the location of the <strong>SDKTARGETSYSROOT</strong> or representation of the root file system, that can be used to cross-compile the host code.</p>
<ol>
<li><p>Open <code class="docutils literal notranslate"><span class="pre">./sw/host.cpp</span></code> and familiarize yourself with the contents. Pay close attention to API calls and the comments provided.</p>
<p>Do take note that <a class="reference external" href="https://xilinx.github.io/XRT/2021.2/html/index.html">XRT</a> (Xilinx Runtime) is used in the host application. This API layer is used to communicate with the PL, specifically the PLIO kernels for reading and writing data. To understand how to use this API in an AI Engine application see <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/program_ps_host_application.html#ykt1590616160037">Programming the PS Host Application</a>.</p>
<p>The output size of the kernel run is half of what was allocated earlier. This is something to keep in mind. By changing the <code class="docutils literal notranslate"><span class="pre">s2mm</span></code> kernel from a 32-bit input/output to a 64-bit input/output, the kernel call will be adjusted. If this is not changed, it will hang because XRT is waiting for the full length to be processed when in reality half the count was done (even though all the data will be present). In the <code class="docutils literal notranslate"><span class="pre">host.cpp</span></code> look at line 117 and 118 and comment them out. You should have uncommented the following line:</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">xrtRunHandle</span> <span class="n">s2mm_rhdl</span> <span class="o">=</span> <span class="n">xrtKernelRun</span><span class="p">(</span><span class="n">s2mm_khdl</span><span class="p">,</span> <span class="n">out_bohdl</span><span class="p">,</span> <span class="k">nullptr</span><span class="p">,</span> <span class="n">sizeOut</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>
</pre></div>
</div>
</li>
<li><p>Open the <code class="docutils literal notranslate"><span class="pre">Makefile</span></code>, and familiarize yourself with the contents. Take note of the <code class="docutils literal notranslate"><span class="pre">GCC_FLAGS</span></code> and <code class="docutils literal notranslate"><span class="pre">GCC_LIB</span></code>.</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">GCC_FLAGS</span></code> – Should be self-explanatory that you will be compiling this code with C++.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">GCC_LIB</span></code>   – Has the list of all the specific libraries you will be compiling and linking with. This is the minimum list of libraries needed to compile an AI Engine application for Linux.</p></li>
</ul>
</li>
<li><p>Close the makefile and run the command: <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">host</span></code>.</p></li>
</ol>
<p>With the host application fully compiled, you can now move to packaging the entire system.</p>
<h2>Step 5 - Packaging Design and Running on Board</h2>
<p>To run the design on hardware using an SD card, you need to package all the files created. For a Linux application, you must make sure that the generated <code class="docutils literal notranslate"><span class="pre">.xclbin</span></code>, <code class="docutils literal notranslate"><span class="pre">libadf.a</span></code>, and all Linux info from the platform are in an easy to copy directory.</p>
<ol>
<li><p>Open the <code class="docutils literal notranslate"><span class="pre">Makefile</span></code> with your editor of choice, and familiarize yourself with the contents specific to the <code class="docutils literal notranslate"><span class="pre">package</span></code> task.</p></li>
<li><p>In an easier to read command-line view, here is the command:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>v++ --package --target hw --platform <span class="nv">$PLATFORM_REPO_PATHS</span>/xilinx_vck190_base_202120_1/xilinx_vck190_base_202120_1.xpfm <span class="se">\</span>
    --package.rootfs <span class="si">${</span><span class="nv">ROOTFS</span><span class="si">}</span> <span class="se">\</span>
	--package.kernel_image <span class="si">${</span><span class="nv">IMAGE</span><span class="si">}</span> <span class="se">\</span>
	--package.boot_mode<span class="o">=</span>sd <span class="se">\</span>
	--package.image_format<span class="o">=</span>ext4 <span class="se">\</span>
	--package.defer_aie_run <span class="se">\</span>
	--package.sd_file host.exe <span class="se">\</span>
    tutorial1.xclbin libadf.a
</pre></div>
</div>
<p><strong>NOTE:</strong> Remember to change the <code class="docutils literal notranslate"><span class="pre">${ROOTFS}</span></code> and <code class="docutils literal notranslate"><span class="pre">${IMAGE}</span></code> to the proper paths.</p>
<p>Here you are invoking the packaging capabilities of <code class="docutils literal notranslate"><span class="pre">v++</span></code> and defining how it needs to package your design.</p>
</li>
</ol>
<pre><code>| Switch/Flag | Description |
| --- | --- |
| `--package.rootfs` | This specifies the root file system to be used. In the case of the tutorial it is using the pre-built one from the platform. |
| `--package.kernel_image` | This is the Linux kernel image to be used. This is also a using a pre-built one from the platform. |
| `--package.boot_mode` | Used to specify how the design is to be booted. For this tutorial, an SD card will be used and it will create a directory with all the contents needed to boot from one. |
| `--package.image_format` | Tells the packager the format of the Kernel image and root file system. For Linux, this should be `ext4`. |
| `--package.defer_aie_run` | This tells the packager that when building the boot system to program the AI Engine, to stop execution. In some designs, you do not want the AI Engine to run until the application is fully loaded. |
| `--package.sd_file` | Specify this to tell the packager what additional files need to be copied to the `sd_card` directory and image. |
</code></pre><ol class="simple">
<li><p>Run the command: <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">package</span></code></p></li>
<li><p>When the packaging is complete, do an <code class="docutils literal notranslate"><span class="pre">cd</span> <span class="pre">./sw</span> <span class="pre">&amp;&amp;</span> <span class="pre">ls</span></code> and notice that several new files were created, including the <code class="docutils literal notranslate"><span class="pre">sd_card</span></code> directory.</p></li>
<li><p>Format the SD card with the <code class="docutils literal notranslate"><span class="pre">sd_card.img</span></code> file.</p></li>
</ol>
<p>When running the VCK190 board, make sure you have the right onboard switches flipped for booting from the SD card.</p>
<ol>
<li><p>Insert the SD card and turn ON the board.</p></li>
<li><p>Wait for the Linux command prompt to be available on an attached monitor and keyboard.</p></li>
<li><p>Run the following commands:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> /mnt/sd-mmcblk0p1
<span class="nb">export</span> <span class="nv">XILINX_XRT</span><span class="o">=</span>/usr
</pre></div>
</div>
</li>
<li><p>To run your application enter the command: <code class="docutils literal notranslate"><span class="pre">./host.exe</span> <span class="pre">a.xclbin</span></code></p></li>
<li><p>You should see a <strong>TEST PASSED</strong> which means that the application ran successfully!</p></li>
</ol>
<p><strong>IMPORTANT</strong>: To re-run the application, you must power cycle the board.</p>
<h2>Challenge (Optional)</h2>
<h3>Build the design for Hardware Emulation</h3>
<p>Modifying the target for both <strong>Step 3</strong> and <strong>Step 5</strong>, link and package a design for hardware emulation, and run the emulation with the generated script, <code class="docutils literal notranslate"><span class="pre">launch_hw_emu.sh</span></code>.</p>
<h2>Summary</h2>
<p>In this tutorial you learned the following:</p>
<ul class="simple">
<li><p>Adjusted clocking for PL Kernels and PLIO Kernels</p></li>
<li><p>How to modify the <code class="docutils literal notranslate"><span class="pre">v++</span></code> linker options through the command-line, as well as the config file</p></li>
<li><p>How datawidth converters, clock-domain crossing, and FIFOs are inserted in <code class="docutils literal notranslate"><span class="pre">v++</span></code></p></li>
<li><p>How to run an AI Engine application on a VCK190 board</p></li>
</ul>
<p align="center"><sup>©  Copyright 2020-2021 Xilinx, Inc.</sup></p><p>Licensed under the Apache License, Version 2.0 (the “License”);</p>
<p>you may not use this file except in compliance with the License.</p>
<p>You may obtain a copy of the License at</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">apache</span><span class="o">.</span><span class="n">org</span><span class="o">/</span><span class="n">licenses</span><span class="o">/</span><span class="n">LICENSE</span><span class="o">-</span><span class="mf">2.0</span>
</pre></div>
</div>
<p>Unless required by applicable law or agreed to in writing, software</p>
<p>distributed under the License is distributed on an “AS IS” BASIS,</p>
<p>WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</p>
<p>See the License for the specific language governing permissions and</p>
<p>limitations under the License.</p>
<p align="center"><sup>XD004</sup></p>
<footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>
</div>