<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__memory__map" xml:lang="en-US">
<title>Peripheral_memory_map</title>
<indexterm><primary>Peripheral_memory_map</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>&#160;&#160;&#160;((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</link>&#160;&#160;&#160;((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link>&#160;&#160;&#160;((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</link>&#160;&#160;&#160;((uint32_t)0x2001C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>&#160;&#160;&#160;((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</link>&#160;&#160;&#160;((uint32_t)0x40024000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link>&#160;&#160;&#160;((uint32_t)0xA0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x12000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x22000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x2201C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</link>&#160;&#160;&#160;((uint32_t)0x42024000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga05e8f3d2e5868754a7cd88614955aecc"/>#define <emphasis role="strong">SRAM_BASE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga45666d911f39addd4c8c0a0ac3388cfb"/>#define <emphasis role="strong">APB1PERIPH_BASE</emphasis>&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga25b99d6065f1c8f751e78f43ade652cb"/>#define <emphasis role="strong">APB2PERIPH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga811a9a4ca17f0a50354a9169541d56c4"/>#define <emphasis role="strong">AHB1PERIPH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga00d0fe6ad532ab32f0f81cafca8d3aa5"/>#define <emphasis role="strong">TIM2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaf0c34a518f87e1e505cd2332e989564a"/>#define <emphasis role="strong">TIM3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga56e2d44b0002f316527b8913866a370d"/>#define <emphasis role="strong">TIM4_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga3e1671477190d065ba7c944558336d7e"/>#define <emphasis role="strong">TIM5_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x0C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga8268ec947929f192559f28c6bf7d1eac"/>#define <emphasis role="strong">TIM6_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga0ebf54364c6a2be6eb19ded6b18b6387"/>#define <emphasis role="strong">TIM7_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga33dea32fadbaecea161c2ef7927992fd"/>#define <emphasis role="strong">TIM12_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad20f79948e9359125a40bbf6ed063590"/>#define <emphasis role="strong">TIM13_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x1C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga862855347d6e1d92730dfe17ee8e90b8"/>#define <emphasis role="strong">TIM14_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga4265e665d56225412e57a61d87417022"/>#define <emphasis role="strong">RTC_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga9a5bf4728ab93dea5b569f5b972cbe62"/>#define <emphasis role="strong">WWDG_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x2C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga8543ee4997296af5536b007cd4748f55"/>#define <emphasis role="strong">IWDG_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaa5f7b241ed5b756decd835300c9e7bc9"/>#define <emphasis role="strong">I2S2ext_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gac3e357b4c25106ed375fb1affab6bb86"/>#define <emphasis role="strong">SPI2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gae634fe8faa6922690e90fbec2fc86162"/>#define <emphasis role="strong">SPI3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga89b61d6e6b09e94f3fccb7bef34e0263"/>#define <emphasis role="strong">I2S3ext_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gade83162a04bca0b15b39018a8e8ec090"/>#define <emphasis role="strong">USART2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gabe0d6539ac0026d598274ee7f45b0251"/>#define <emphasis role="strong">USART3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga94d92270bf587ccdc3a37a5bb5d20467"/>#define <emphasis role="strong">UART4_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x4C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaa155689c0e206e6994951dc3cf31052a"/>#define <emphasis role="strong">UART5_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gacd72dbffb1738ca87c838545c4eb85a3"/>#define <emphasis role="strong">I2C1_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga04bda70f25c795fb79f163b633ad4a5d"/>#define <emphasis role="strong">I2C2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga4e8b9198748235a1729e1e8f8f24983b"/>#define <emphasis role="strong">I2C3_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x5C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad8e45ea6c032d9fce1b0516fff9d8eaa"/>#define <emphasis role="strong">CAN1_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaf7b8267b0d439f8f3e82f86be4b9fba1"/>#define <emphasis role="strong">CAN2_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x6800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gac691ec23dace8b7a649a25acb110217a"/>#define <emphasis role="strong">PWR_BASE</emphasis>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</link>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaf8aa324ca5011b8173ab16585ed7324a"/>#define <emphasis role="strong">TIM1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga5b72f698b7a048a6f9fcfe2efe5bc1db"/>#define <emphasis role="strong">TIM8_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga86162ab3f740db9026c1320d46938b4d"/>#define <emphasis role="strong">USART1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gade4d3907fd0387ee832f426f52d568bb"/>#define <emphasis role="strong">USART6_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga695c9a2f892363a1c942405c8d351b91"/>#define <emphasis role="strong">ADC1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga6544abc57f9759f610eee09a02442ae6"/>#define <emphasis role="strong">ADC2_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaca766f86c8e0b00a8e2b0224dcbb4c82"/>#define <emphasis role="strong">ADC3_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2200)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad06cb9e5985bd216a376f26f22303cd6"/>#define <emphasis role="strong">ADC_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2300)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga95dd0abbc6767893b4b02935fa846f52"/>#define <emphasis role="strong">SDIO_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x2C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga50cd8b47929f18b05efbd0f41253bf8d"/>#define <emphasis role="strong">SPI1_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga62246020bf3b34b6a4d8d0e84ec79d3d"/>#define <emphasis role="strong">SYSCFG_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga87371508b3bcdcd98cd1ec629be29061"/>#define <emphasis role="strong">EXTI_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga92ae902be7902560939223dd765ece08"/>#define <emphasis role="strong">TIM9_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga3eff32f3801db31fb4b61d5618cad54a"/>#define <emphasis role="strong">TIM10_BASE</emphasis>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad7723846cc5db8e43a44d78cf21f6efa"/>#define <emphasis role="strong">GPIOA_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gac944a89eb789000ece920c0f89cb6a68"/>#define <emphasis role="strong">GPIOB_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga26f267dc35338eef219544c51f1e6b3f"/>#define <emphasis role="strong">GPIOC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga1a93ab27129f04064089616910c296ec"/>#define <emphasis role="strong">GPIOD_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x0C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gab487b1983d936c4fee3e9e88b95aad9d"/>#define <emphasis role="strong">GPIOE_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga7f9a3f4223a1a784af464a114978d26e"/>#define <emphasis role="strong">GPIOF_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga5d8ca4020f2e8c00bde974e8e7c13cfe"/>#define <emphasis role="strong">GPIOG_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaee4716389f3a1c727495375b76645608"/>#define <emphasis role="strong">GPIOH_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x1C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga50acf918c2e1c4597d5ccfe25eb3ad3d"/>#define <emphasis role="strong">GPIOI_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x2000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga656a447589e785594cbf2f45c835ad7e"/>#define <emphasis role="strong">CRC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga0e681b03f364532055d88f63fec0d99d"/>#define <emphasis role="strong">RCC_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga8e21f4845015730c5731763169ec0e9b"/>#define <emphasis role="strong">FLASH_R_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x3C00)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gab2d8a917a0e4ea99a22ac6ebf279bc72"/>#define <emphasis role="strong">DMA1_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga0d3c52aa35dcc68f78b704dfde57ba95"/>#define <emphasis role="strong">DMA1_Stream0_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga5b4152cef577e37eccc9311d8bdbf3c2"/>#define <emphasis role="strong">DMA1_Stream1_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x028)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga48a551ee91d3f07dd74347fdb35c703d"/>#define <emphasis role="strong">DMA1_Stream2_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gac51deb54ff7cfe1290dfcf517ae67127"/>#define <emphasis role="strong">DMA1_Stream3_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x058)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga757a3c0d866c0fe68c6176156065a26b"/>#define <emphasis role="strong">DMA1_Stream4_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga0ded7bed8969fe2e2d616e7f90eb7654"/>#define <emphasis role="strong">DMA1_Stream5_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x088)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga58998ddc40adb6361704d6c9dad08125"/>#define <emphasis role="strong">DMA1_Stream6_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x0A0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga82186dd6d3f60995d428b34c041919d7"/>#define <emphasis role="strong">DMA1_Stream7_BASE</emphasis>&#160;&#160;&#160;(DMA1_BASE + 0x0B8)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gab72a9ae145053ee13d1d491fb5c1df64"/>#define <emphasis role="strong">DMA2_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x6400)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gac4c67b24726ba6b94d03adb351bcec4d"/>#define <emphasis role="strong">DMA2_Stream0_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x010)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga35512bdc3f5e9df4557c2fbe7935d0b1"/>#define <emphasis role="strong">DMA2_Stream1_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x028)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaed33a06f08188466f2ede06160984e9a"/>#define <emphasis role="strong">DMA2_Stream2_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x040)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaf3a9480e08c6ae94f4482e0cdaebdd17"/>#define <emphasis role="strong">DMA2_Stream3_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x058)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad1e67740e6301233473f64638145dd1f"/>#define <emphasis role="strong">DMA2_Stream4_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x070)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaed1460fdc407b6decfbffccb0260d0af"/>#define <emphasis role="strong">DMA2_Stream5_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x088)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga5e81174c96fd204fa7c82c815e85c8e6"/>#define <emphasis role="strong">DMA2_Stream6_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x0A0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaa9faa708ad2440d24eb1064cba9bb06d"/>#define <emphasis role="strong">DMA2_Stream7_BASE</emphasis>&#160;&#160;&#160;(DMA2_BASE + 0x0B8)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad965a7b1106ece575ed3da10c45c65cc"/>#define <emphasis role="strong">ETH_BASE</emphasis>&#160;&#160;&#160;(AHB1PERIPH_BASE + 0x8000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga3cf7005808feb61bff1fee01e50a711a"/>#define <emphasis role="strong">ETH_MAC_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga4946f2b3b03f7998343ac1778fbcf725"/>#define <emphasis role="strong">ETH_MMC_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE + 0x0100)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaa0f60b922aeb7275c785cbaa8f94ecf0"/>#define <emphasis role="strong">ETH_PTP_BASE</emphasis>&#160;&#160;&#160;(ETH_BASE + 0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</link>&#160;&#160;&#160;(ETH_BASE + 0x1000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga55b794507e021135486de57129a2505c"/>#define <emphasis role="strong">DCMI_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x50000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga019f3ad3b3212e56b45984efd8b8efef"/>#define <emphasis role="strong">CRYP_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga398d121ca28c3f0f90a140b62184e242"/>#define <emphasis role="strong">HASH_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c">RNG_BASE</link>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gad196fe6f5e4041b201d14f43508c06d2"/>#define <emphasis role="strong">FSMC_Bank1_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaea182589c84aee30b7f735474d8774e2"/>#define <emphasis role="strong">FSMC_Bank1E_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0104)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga3cb46d62f4f6458e186a5a4c753e4918"/>#define <emphasis role="strong">FSMC_Bank2_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0060)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gacf056152c9e5aefcc67db78d1302c0d7"/>#define <emphasis role="strong">FSMC_Bank3_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x0080)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1gaf9e5417133160b0bdd0498d982acec19"/>#define <emphasis role="strong">FSMC_Bank4_R_BASE</emphasis>&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</link> + 0x00A0)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___peripheral__memory__map_1ga4adaf4fd82ccc3a538f1f27a70cdbbef"/>#define <emphasis role="strong">DBGMCU_BASE</emphasis>&#160;&#160;&#160;((uint32_t )0xE0042000)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46"/><section>
    <title>AHB2PERIPH_BASE</title>
<indexterm><primary>AHB2PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>AHB2PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define AHB2PERIPH_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</computeroutput></para>
<para>APB1 peripherals </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga52e57051bdf8909222b36e5408a48f32"/><section>
    <title>BKPSRAM_BASE</title>
<indexterm><primary>BKPSRAM_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>BKPSRAM_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BASE&#160;&#160;&#160;((uint32_t)0x40024000)</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaee19a30c9fa326bb10b547e4eaf4e250"/><section>
    <title>BKPSRAM_BB_BASE</title>
<indexterm><primary>BKPSRAM_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>BKPSRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x42024000)</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the bit-band region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gabea1f1810ebeac402164b42ab54bcdf9"/><section>
    <title>CCMDATARAM_BASE</title>
<indexterm><primary>CCMDATARAM_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CCMDATARAM_BASE</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_BASE&#160;&#160;&#160;((uint32_t)0x10000000)</computeroutput></para>
<para>CCM(core coupled memory) data RAM(64 KB) base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaf98d1f99ecd952ee59e80b345d835bb0"/><section>
    <title>CCMDATARAM_BB_BASE</title>
<indexterm><primary>CCMDATARAM_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>CCMDATARAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x12000000)</computeroutput></para>
<para>CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad18d0b914c7f68cecbee1a2d23a67d38"/><section>
    <title>DAC_BASE</title>
<indexterm><primary>DAC_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>DAC_BASE</secondary></indexterm>
<para><computeroutput>#define DAC_BASE&#160;&#160;&#160;(APB1PERIPH_BASE + 0x7400)</computeroutput></para>
<para>APB2 peripherals </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gace2114e1b37c1ba88d60f3e831b67e93"/><section>
    <title>ETH_DMA_BASE</title>
<indexterm><primary>ETH_DMA_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>ETH_DMA_BASE</secondary></indexterm>
<para><computeroutput>#define ETH_DMA_BASE&#160;&#160;&#160;(ETH_BASE + 0x1000)</computeroutput></para>
<para>AHB2 peripherals </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga23a9099a5f8fc9c6e253c0eecb2be8db"/><section>
    <title>FLASH_BASE</title>
<indexterm><primary>FLASH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FLASH_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_BASE&#160;&#160;&#160;((uint32_t)0x08000000)</computeroutput></para>
<para>FLASH(up to 1 MB) base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaddf0e199dccba83272b20c9fb4d3aaed"/><section>
    <title>FSMC_R_BASE</title>
<indexterm><primary>FSMC_R_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>FSMC_R_BASE</secondary></indexterm>
<para><computeroutput>#define FSMC_R_BASE&#160;&#160;&#160;((uint32_t)0xA0000000)</computeroutput></para>
<para>FSMC registers base address <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga9171f49478fa86d932f89e78e73b88b0"/><section>
    <title>PERIPH_BASE</title>
<indexterm><primary>PERIPH_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BASE&#160;&#160;&#160;((uint32_t)0x40000000)</computeroutput></para>
<para>Peripheral base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gaed7efc100877000845c236ccdc9e144a"/><section>
    <title>PERIPH_BB_BASE</title>
<indexterm><primary>PERIPH_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>PERIPH_BB_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BB_BASE&#160;&#160;&#160;((uint32_t)0x42000000)</computeroutput></para>
<para>Peripheral base address in the bit-band region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gab92662976cfe62457141e5b4f83d541c"/><section>
    <title>RNG_BASE</title>
<indexterm><primary>RNG_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>RNG_BASE</secondary></indexterm>
<para><computeroutput>#define RNG_BASE&#160;&#160;&#160;(<link linkend="_group___peripheral__memory__map_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link> + 0x60800)</computeroutput></para>
<para>FSMC Bankx registers base address </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga7d0fbfb8894012dbbb96754b95e562cd"/><section>
    <title>SRAM1_BASE</title>
<indexterm><primary>SRAM1_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM1_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BASE&#160;&#160;&#160;((uint32_t)0x20000000)</computeroutput></para>
<para>SRAM1(112 KB) base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c"/><section>
    <title>SRAM1_BB_BASE</title>
<indexterm><primary>SRAM1_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM1_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BB_BASE&#160;&#160;&#160;((uint32_t)0x22000000)</computeroutput></para>
<para>SRAM1(112 KB) base address in the bit-band region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gadbb42a3d0a8a90a79d2146e4014241b1"/><section>
    <title>SRAM2_BASE</title>
<indexterm><primary>SRAM2_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM2_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BASE&#160;&#160;&#160;((uint32_t)0x2001C000)</computeroutput></para>
<para>SRAM2(16 KB) base address in the alias region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gac33cb6edadf184ab9860d77089503922"/><section>
    <title>SRAM2_BB_BASE</title>
<indexterm><primary>SRAM2_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM2_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BB_BASE&#160;&#160;&#160;((uint32_t)0x2201C000)</computeroutput></para>
<para>SRAM2(16 KB) base address in the bit-band region <?linebreak?> </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1gad3548b6e2f017f39d399358f3ac98454"/><section>
    <title>SRAM_BB_BASE</title>
<indexterm><primary>SRAM_BB_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>SRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM_BB_BASE&#160;&#160;&#160;<link linkend="_group___peripheral__memory__map_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></computeroutput></para>
<para>Peripheral memory map </para>
</section>
<anchor xml:id="_group___peripheral__memory__map_1ga3a4a06bb84c703084f0509e105ffaf1d"/><section>
    <title>TIM11_BASE</title>
<indexterm><primary>TIM11_BASE</primary><secondary>Peripheral_memory_map</secondary></indexterm>
<indexterm><primary>Peripheral_memory_map</primary><secondary>TIM11_BASE</secondary></indexterm>
<para><computeroutput>#define TIM11_BASE&#160;&#160;&#160;(APB2PERIPH_BASE + 0x4800)</computeroutput></para>
<para>AHB1 peripherals </para>
</section>
</section>
</section>
