Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Jun 29 19:44:05 2020
| Host         : DESKTOP-II1MO1M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_SNN_uart_control_sets_placed.rpt
| Design       : top_SNN_uart
| Device       : xczu7ev
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  3748 |
|    Minimum number of control sets                        |  3704 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    44 |
| Unused register locations in slices containing registers |  7287 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  3748 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |   818 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |  2599 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |   313 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             523 |           86 |
| No           | No                    | Yes                    |            6362 |         1423 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |           47492 |         8321 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |                                          Enable Signal                                         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/frame_en                                                                       | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/FSM_sequential_state_reg[1]_i_1__0_n_0                                         | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store                                                                      | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/FSM_sequential_state_reg[1]_i_1_n_0                                 | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/FSM_sequential_current_per_state[1]_i_1_n_0                                       | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/FSM_sequential_current_SNN_state[1]_i_1_n_0                                       | reset_IBUF_BUFG  |                1 |              2 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/n_next                                                              | reset_IBUF_BUFG  |                1 |              3 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/s_next                                                              | reset_IBUF_BUFG  |                1 |              4 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][215]_i_1_n_0                                                             | reset_IBUF_BUFG  |                2 |              4 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/next_winner                                                                       | reset_IBUF_BUFG  |                2 |              4 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/E[0]                                                                              | reset_IBUF_BUFG  |                1 |              4 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_484[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_487[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_458[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_452[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_469[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_444[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_443[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_485[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_483[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_479[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_47[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_476[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_446[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_478[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_463[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_461[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_734[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_500[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_48[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_471[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_456[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_455[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_44[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_448[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_493[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_492[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_482[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_480[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_472[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_468[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_470[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_467[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_466[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_450[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_462[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_454[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_45[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_445[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_496[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_495[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_494[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_481[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_491[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_477[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_490[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_49[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_473[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_441[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_475[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_489[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_453[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_440[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_486[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_474[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_459[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_451[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_457[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_488[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_439[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_46[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_442[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_447[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_460[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_530[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_523[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_532[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_533[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_529[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_534[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_524[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_536[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_539[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_545[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_55[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_510[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_5[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_535[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_50[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_547[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_548[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_550[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_505[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_506[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_522[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_528[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_526[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_538[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_519[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_540[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_541[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_537[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_543[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_553[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_515[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_546[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_551[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_552[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_503[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_512[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_54[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_53[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_514[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_52[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_525[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_518[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_542[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_531[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_544[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_549[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_516[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_497[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_498[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_507[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_508[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_509[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_527[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_504[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_521[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_511[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_520[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_499[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_513[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_51[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_502[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_517[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_501[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_587[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_567[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_605[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_609[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_61[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_610[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_560[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_568[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_575[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_582[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_606[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_585[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_558[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_584[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_591[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_576[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_572[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_594[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_599[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_571[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_559[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_566[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_555[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_57[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_562[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_573[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_578[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_592[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_56[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_579[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_6[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_583[0]                            | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_589[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_59[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_586[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_593[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_596[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_597[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_563[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_569[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_577[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_561[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_574[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_58[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_588[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_595[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_590[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_598[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_60[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_570[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_600[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_601[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_602[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_603[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_554[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_564[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_565[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_604[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_581[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_580[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_607[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_608[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_557[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_556[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_663[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_650[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_618[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_666[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_613[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_623[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_651[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_620[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_659[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_664[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_667[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_668[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_636[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_62[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_641[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_642[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_630[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_656[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_637[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_626[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_625[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_63[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_622[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_628[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_631[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_646[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_65[0]                             | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_621[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_653[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_655[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_657[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_66[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_633[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_638[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_624[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_634[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_669[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_614[0]                            | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_627[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_647[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_652[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_645[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_658[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_616[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_660[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_661[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_665[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_639[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_64[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_629[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_654[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_615[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_611[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_612[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_619[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_632[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_617[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_635[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_640[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_643[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_644[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_648[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_649[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_662[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_717[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_718[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_685[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_703[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_690[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_7[0]                              | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_688[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_706[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_709[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_719[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_672[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_67[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_687[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_705[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_673[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_720[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_721[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_722[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_670[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_692[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_693[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_69[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_708[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_716[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_72[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_674[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_689[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_707[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_723[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_712[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_671[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_724[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_725[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_691[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_71[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_726[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_681[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_70[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_711[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_677[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_696[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_676[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_678[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_683[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_675[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_697[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_695[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_701[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_713[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_715[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_682[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_679[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_68[0]                             | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_686[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_694[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_684[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_698[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_699[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_700[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_702[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_704[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_710[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_714[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_761[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_740[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_744[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_753[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_77[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_78[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_754[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_75[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_73[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_767[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_735[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_751[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_768[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_771[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_776[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_730[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_727[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_741[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_745[0]                            | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_728[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_736[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_764[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_732[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_765[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_775[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_778[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_779[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_781[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_738[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_756[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_774[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_769[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_79[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_737[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_758[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_747[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_752[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_731[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_739[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_742[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_729[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_733[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_759[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_772[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_770[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_763[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_757[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_750[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_755[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_760[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_74[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_743[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_749[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_773[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_777[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_780[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_782[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_783[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_746[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_762[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_766[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_76[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_748[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_98[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_90[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_83[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_8[0]                              | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_91[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_80[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_99[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_96[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_87[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_86[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_93[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_82[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_94[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_85[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_97[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_88[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_84[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_92[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_95[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_81[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_89[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_9[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_1[0]                      | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_10[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_6[0]                      | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_107[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_109[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_102[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_11[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_7[0]                      | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_11[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_2[0]                      | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_110[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_108[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_103[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_112[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_114[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_10[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_8[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_19[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_2[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_1[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_13[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_9[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_5[0]                      | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_9[0]                      | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_1[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_105[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_111[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_115[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_15[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_10[0]                     | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_17[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_113[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_5[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_12[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_6[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_8[0]                      | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_116[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_118[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_117[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_100[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_20[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_14[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_3[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_4[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_0[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_18[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_16[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_7[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_3[0]                      | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_tau_cnt_srst_reg_rep__7_4[0]                      | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_101[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_104[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_106[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_153[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_172[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_173[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_12[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_174[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_129[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_175[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_13[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_176[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_155[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_159[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_120[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_124[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_131[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_132[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_143[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_149[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_15[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_144[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_137[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_151[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_16[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_152[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_162[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_167[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_168[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_17[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_165[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_136[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_126[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_135[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_119[0]                            | reset_IBUF_BUFG  |                4 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_130[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_14[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_133[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_140[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_141[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_145[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_127[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_154[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_157[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_122[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_125[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_161[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_164[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_139[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_166[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_134[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_146[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_147[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_156[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_163[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_169[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_150[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_160[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_121[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_142[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_148[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_158[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_128[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_170[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_123[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_138[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_171[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_196[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_213[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_21[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_218[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_224[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_220[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_229[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_208[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_230[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_177[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_180[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_191[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_181[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_189[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_197[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_192[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_2[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_20[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_203[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_19[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_210[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_212[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_217[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_221[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_223[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_226[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_193[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_227[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_228[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_205[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_23[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_186[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_190[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_187[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_179[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_198[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_231[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_183[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_206[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_232[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_233[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_201[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_195[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_185[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_204[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_194[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_188[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_209[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_178[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_211[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_214[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_216[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_207[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_215[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_182[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_200[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_219[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_18[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_199[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_22[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_222[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_202[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_225[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_184[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_24[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_267[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_276[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_278[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_26[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_282[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_234[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_260[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_28[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_240[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_251[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_255[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_262[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_263[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_236[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_273[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_283[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_275[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_285[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_286[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_284[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_287[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_289[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_248[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_269[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_237[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_235[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_29[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_257[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_244[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_261[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_288[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_270[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_264[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_241[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_290[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_291[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_243[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_258[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_279[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_247[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_239[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_253[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_256[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_238[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_245[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_271[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_274[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_277[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_249[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_25[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_268[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_272[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_280[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_252[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_281[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_242[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_246[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_259[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_250[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_254[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_266[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_27[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_305[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_306[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_299[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_295[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_313[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_320[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_324[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_33[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_302[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_310[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_311[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_318[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_319[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_325[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_330[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_332[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_338[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_308[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_294[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_296[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_315[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_309[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_316[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_331[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_298[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_339[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_343[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_344[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_293[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_3[0]                              | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_327[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_312[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_32[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_335[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_34[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_336[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_301[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_292[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_328[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_346[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_347[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_323[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_326[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_348[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_349[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_321[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_307[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_304[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_314[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_333[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_340[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_341[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_297[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_334[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_300[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_30[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_322[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_337[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_342[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_329[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_345[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_31[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_303[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_317[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_375[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_379[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_391[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_397[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_398[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_361[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_399[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_362[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_400[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_401[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_392[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_353[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_357[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_364[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_365[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_376[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_38[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_384[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_370[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_371[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_385[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_387[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_388[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_4[0]                              | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_40[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_402[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_389[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_404[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_405[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_359[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_396[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_363[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_381[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_382[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_369[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_386[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_393[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_403[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_36[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_395[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_406[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_355[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_358[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_378[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_380[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_39[0]                             | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_383[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_390[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_35[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_372[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_350[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_351[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_373[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_37[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_368[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_354[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_374[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_377[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_394[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_360[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_352[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_356[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_366[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_367[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_416[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_410[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_418[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_427[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_435[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_436[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_437[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_42[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_413[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_415[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_41[0]                             | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_411[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_432[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_426[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_433[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_409[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_43[0]                             | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_438[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_425[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_422[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_408[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_424[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_407[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_434[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_414[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_419[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_420[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_417[0]                            | reset_IBUF_BUFG  |                3 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_412[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_423[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_421[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_428[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_429[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_430[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_431[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_680[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_465[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_464[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_449[0]                            | reset_IBUF_BUFG  |                2 |              5 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_valid_spike_reg_265[0]                            | reset_IBUF_BUFG  |                1 |              5 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___143_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___126_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___149_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___133_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___123_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___125_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___129_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___121_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___130_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___137_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___139_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___122_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___138_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___13_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___142_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___145_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___127_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___12_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___128_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___150_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___155_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___156_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___154_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___157_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___158_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___159_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___15_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___160_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___152_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___161_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___162_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___163_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___164_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___151_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___14_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___204_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___197_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___172_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___183_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___184_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___169_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___187_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___192_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___173_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___171_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___180_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___186_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___18_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___182_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___166_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___188_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___195_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___19_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___201_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___202_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___205_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___167_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___206_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___207_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___185_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___20_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___210_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___212_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___214_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___179_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___217_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___165_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___175_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___191_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___177_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___196_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___199_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___190_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___170_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___168_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___16_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___208_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___181_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___176_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___209_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___213_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___216_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___211_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___215_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___218_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___219_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___17_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___1_n_0                                                           | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___189_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___178_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___193_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___194_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___174_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___198_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___203_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___200_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___265_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___242_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___243_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___224_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___246_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___21_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[104]_653                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___222_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___223_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___229_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___233_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___245_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___241_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___248_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___251_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___253_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___249_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___262_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___225_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___250_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___231_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___244_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___227_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___239_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___247_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___257_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___238_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___237_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___259_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___235_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___254_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___234_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___230_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___240_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___252_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___22_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___24_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___260_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___255_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___228_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___232_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___25_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___261_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___256_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___264_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___236_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___226_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___258_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___220_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___23_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___51_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___43_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___53_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___54_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___55_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___52_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___35_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___56_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___26_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___28_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___27_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___32_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___39_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___46_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___47_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___49_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___33_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___50_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___31_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___37_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___38_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___3_n_0                                                           | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___36_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___41_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___42_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___30_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___34_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___40_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___44_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___45_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___48_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___4_n_0                                                           | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___29_n_0                                                          | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___95_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___62_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___81_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___71_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___77_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___5_n_0                                                           | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___63_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___68_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___82_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___97_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___99_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___74_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___9_n_0                                                           | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___87_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___93_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___94_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___96_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___75_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___59_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___67_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___84_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___98_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___69_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___57_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___58_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___60_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___61_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___65_n_0                                                          | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___66_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___64_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___6_n_0                                                           | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___7_n_0                                                           | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___73_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___83_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___80_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___8_n_0                                                           | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___92_n_0                                                          | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___91_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___89_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___78_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___76_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___88_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___72_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___79_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___85_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___90_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___86_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___70_n_0                                                          | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/frame_buf[15]_i_1_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/frame_buf[7]_i_1_n_0                                                           | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/frame_buf[23]_i_1_n_0                                                          | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/frame_buf[31]_i_1_n_0                                                          | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_DRIVER/FSM_sequential_state_reg_reg[1]_1                                              | reset_IBUF_BUFG  |                2 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[86]_640                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[814]_476                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[8]_732                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[85]_639                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[9]_733                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[80]_635                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[94]_646                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[91]_287                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[827]_54                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[90]_643                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[87]_227                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[818]_126                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[820]_150                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[815]_198                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[89]_642                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[82]_637                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[825]_78                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[819]_138                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[807]_210                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[88]_641                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[822]_174                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[811]_270                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[93]_645                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[84]_638                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[830]_18                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[83]_299                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[826]_66                                                   | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[821]_162                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[808]_471                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[81]_636                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[810]_473                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[823]_186                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[816]_102                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[812]_474                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[809]_472                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[95]_215                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[824]_90                                                   | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[817]_114                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[813]_475                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[96]_647                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[97]_648                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[829]_30                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[99]_275                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[98]_649                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[831]_5                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[828]_42                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[92]_644                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[793]_460                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[784]_453                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[782]_452                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[777]_448                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[776]_447                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[702]_16                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[770]_443                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[783]_246                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[73]_630                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[804]_468                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[798]_464                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[781]_451                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[792]_459                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[77]_633                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[795]_294                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[791]_234                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[700]_40                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[693]_160                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[699]_52                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[774]_446                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[799]_222                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[76]_632                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[806]_470                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[786]_455                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[796]_462                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[785]_454                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[788]_456                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[787]_306                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[701]_28                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[771]_330                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[790]_458                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[768]_441                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[789]_457                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[778]_449                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[698]_64                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[70]_628                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[694]_172                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[769]_442                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[775]_258                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[703]_4                                                    | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[805]_469                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[797]_463                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[773]_445                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[772]_444                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[695]_184                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[697]_76                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[801]_466                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[780]_450                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[69]_627                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[6]_731                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[74]_631                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[803]_282                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[78]_634                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[79]_239                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___221_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[71]_251                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[802]_467                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[800]_465                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[7]_250                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[75]_311                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[696]_88                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[794]_461                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[779]_318                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[72]_629                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[656]_525                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[685]_547                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[670]_536                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[649]_520                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[643]_328                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[63]_3                                                     | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[665]_532                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[671]_220                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[653]_523                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[688]_100                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[689]_112                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[66]_625                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[668]_534                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[644]_516                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[686]_548                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[683]_268                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[681]_544                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[67]_323                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[677]_541                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[672]_537                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[663]_232                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[660]_528                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[642]_515                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[637]_27                                                   | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[641]_514                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[636]_39                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[675]_280                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[674]_539                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[673]_538                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[638]_15                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[652]_522                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[666]_533                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[664]_531                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[65]_624                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[647]_256                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[661]_529                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[657]_526                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[650]_521                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[645]_517                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[680]_543                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[651]_316                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[692]_148                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[682]_545                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[691]_136                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[662]_530                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[690]_124                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[669]_535                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[655]_244                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[684]_546                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[64]_622                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[676]_540                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[646]_518                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[687]_196                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[679]_208                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[654]_524                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[678]_542                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[667]_292                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[659]_304                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[648]_519                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[640]_513                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[658]_527                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[635]_51                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[68]_626                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[627]_135                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[626]_123                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[597]_493                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[615]_207                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[614]_506                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[590]_488                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[625]_111                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[623]_195                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[600]_495                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[583]_255                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[57]_70                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[622]_512                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[619]_267                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[618]_509                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[617]_508                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[613]_505                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[594]_491                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[616]_507                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[612]_504                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[604]_498                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[592]_489                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[58]_58                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[611]_279                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[610]_503                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[598]_494                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[596]_492                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[107]_263                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[100]_650                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[101]_651                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[102]_652                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[105]_654                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[106]_655                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[108]_656                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[109]_657                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[10]_734                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[110]_658                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[103]_203                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[111]_191                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[112]_95                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[113]_107                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[114]_119                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[139]_312                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[131]_324                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[13]_736                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[14]_737                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[150]_601                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[155]_288                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[161]_609                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[169]_615                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[149]_600                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[170]_616                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[137]_591                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[125]_23                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[154]_604                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[118]_167                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[115]_131                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[119]_179                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[126]_11                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[123]_47                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[132]_587                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[136]_590                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[124]_35                                                   | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[142]_595                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[147]_300                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[586]_485                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[158]_607                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[15]_238                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[151]_228                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[160]_608                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[11]_310                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[122]_59                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[162]_610                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[129]_585                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[165]_612                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[130]_586                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[121]_71                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[120]_83                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[133]_588                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[141]_594                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[146]_598                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[164]_611                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[12]_735                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[159]_216                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[128]_623                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[116]_143                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[117]_155                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[127]_8                                                    | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[134]_589                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[143]_240                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[153]_603                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[157]_606                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[148]_599                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[152]_602                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[163]_276                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[166]_613                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[145]_597                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[167]_204                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[144]_596                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[156]_605                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[168]_614                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[138]_592                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[140]_593                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[16]_738                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[135]_252                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[191]_1                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[182]_168                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[192]_368                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[183]_180                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[175]_192                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[193]_367                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[178]_120                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[199]_257                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[206]_357                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[187]_48                                                   | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[205]_358                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[179]_132                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[209]_355                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[208]_356                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[207]_245                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[20]_741                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[212]_353                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[215]_233                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[185]_72                                                   | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[174]_619                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[176]_96                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[211]_305                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[213]_352                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[181]_156                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[188]_36                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[184]_84                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[189]_24                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[196]_365                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[197]_364                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[214]_351                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[216]_350                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[17]_739                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[217]_349                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[186]_60                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[201]_361                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[190]_12                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[204]_359                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[171]_264                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[1]_620                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[200]_362                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[218]_348                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[202]_360                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[219]_293                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[172]_617                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[220]_347                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[221]_346                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[223]_221                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[19]_298                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[222]_345                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[194]_366                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[224]_344                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[225]_343                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[226]_342                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[21]_742                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[173]_618                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[210]_354                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[227]_281                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[198]_363                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[228]_341                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[203]_317                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[18]_740                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[177]_108                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[180]_144                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[286]_717                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[229]_340                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[249]_77                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[261]_698                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[239]_197                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[248]_89                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[270]_705                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[256]_584                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[268]_703                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[276]_709                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[287]_217                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[269]_704                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[282]_714                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[238]_333                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[252]_41                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[241]_113                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[230]_339                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[240]_101                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[246]_173                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[245]_161                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[257]_695                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[260]_697                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[254]_17                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[262]_699                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[264]_700                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[243]_137                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[265]_701                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[272]_706                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[253]_29                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[263]_253                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[26]_746                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[247]_185                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[235]_269                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[244]_149                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[266]_702                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[267]_313                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[259]_325                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[275]_301                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[278]_711                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[250]_65                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[27]_286                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[280]_712                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[279]_229                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[281]_713                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[231]_209                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[237]_334                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[234]_336                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[236]_335                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[242]_125                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[258]_696                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[22]_743                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[24]_744                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[25]_745                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[273]_707                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[274]_708                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[233]_337                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[283]_289                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[232]_338                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[23]_226                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[271]_241                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[277]_710                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[284]_715                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[285]_716                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[251]_53                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[332]_685                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[338]_680                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[307]_133                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[312]_85                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[311]_181                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[317]_25                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[321]_693                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[324]_691                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[333]_684                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[339]_307                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[33]_751                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[2]_621                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[341]_678                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[29]_748                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[340]_679                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[288]_718                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[343]_235                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[344]_676                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[318]_13                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[337]_681                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[303]_193                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[316]_37                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[329]_687                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[327]_259                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[30]_749                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[342]_677                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[289]_719                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[305]_109                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[309]_157                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[325]_690                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[326]_689                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[298]_726                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[334]_683                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[304]_97                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[295]_205                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[195]_329                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[296]_724                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[306]_121                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[308]_145                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[293]_722                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[323]_331                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[294]_723                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[331]_319                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[297]_725                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[314]_61                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[313]_73                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[320]_694                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[319]_2                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[301]_728                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[290]_720                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[31]_214                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[322]_692                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[299]_265                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[302]_729                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[328]_688                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[32]_750                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[335]_247                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[28]_747                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[300]_727                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[291]_277                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[315]_49                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[292]_721                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[330]_686                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[336]_682                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[310]_169                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[394]_377                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[346]_674                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[356]_667                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[395]_320                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[396]_378                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[3]_322                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[353]_669                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[371]_139                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[400]_381                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[373]_163                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[401]_382                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[34]_752                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[360]_664                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[368]_103                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[385]_370                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[386]_371                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[348]_673                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[364]_661                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[359]_211                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[363]_271                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[365]_660                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[35]_274                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[37]_754                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[381]_31                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[377]_79                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[361]_663                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[388]_372                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[389]_373                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[357]_666                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[345]_675                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[358]_665                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[376]_91                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[379]_55                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[362]_662                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[383]_6                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[355]_283                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[38]_755                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[390]_374                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[397]_379                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[398]_380                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[399]_248                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[39]_202                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[352]_670                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[367]_199                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[349]_672                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[370]_127                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[350]_671                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[369]_115                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[351]_223                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[354]_668                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[347]_295                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[366]_659                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[36]_753                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[372]_151                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[375]_187                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[380]_43                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[382]_19                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[378]_67                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[384]_369                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[387]_332                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[391]_260                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[392]_375                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[374]_175                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[393]_376                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[426]_401                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[458]_432                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[418]_395                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[424]_399                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[403]_308                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[436]_152                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[406]_386                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[42]_758                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[421]_397                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[43]_262                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[454]_435                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[402]_383                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[415]_224                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[422]_398                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[427]_272                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[435]_140                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[457]_433                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[430]_404                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[438]_176                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[449]_439                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[404]_384                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[413]_391                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[429]_403                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[409]_388                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[411]_296                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[443]_56                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[445]_32                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[450]_438                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[428]_402                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[423]_212                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[432]_104                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[408]_387                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[523]_314                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[433]_116                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[441]_80                                                   | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[41]_757                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[420]_396                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[431]_200                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[410]_389                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[442]_68                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[444]_44                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[419]_284                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[407]_236                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[414]_392                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[439]_188                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[434]_128                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[412]_390                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[446]_20                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[440]_92                                                   | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[448]_440                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[44]_759                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[451]_321                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[452]_437                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[453]_436                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[455]_249                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[40]_756                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[456]_434                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[459]_309                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[45]_760                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[425]_400                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[437]_164                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[416]_393                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[447]_7                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[405]_385                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[417]_394                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[516]_551                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[517]_552                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[518]_553                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[519]_254                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[473]_421                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[479]_213                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[486]_411                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[492]_407                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[506]_57                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[50]_118                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[507]_45                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[496]_93                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[499]_129                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[485]_412                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[47]_190                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[467]_297                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[498]_117                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[477]_418                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[488]_410                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[501]_153                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[46]_761                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[504]_81                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[460]_431                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[478]_417                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[505]_69                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[503]_177                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[471]_225                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[465]_427                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[489]_409                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[510]_9                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[511]_0                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[468]_425                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[482]_414                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[470]_423                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[493]_406                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[469]_424                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[474]_420                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[494]_405                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[497]_105                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[476]_419                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[480]_416                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[49]_106                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[472]_422                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[500]_141                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[462]_429                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[484]_413                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[481]_415                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[461]_430                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[483]_273                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[463]_237                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[491]_261                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[502]_165                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[508]_33                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[466]_426                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[513]_549                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[509]_21                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[514]_550                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[464]_428                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[487]_201                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[48]_94                                                    | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[495]_189                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[475]_285                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[515]_326                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[490]_408                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[566]_170                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[552]_578                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[532]_563                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[53]_154                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[545]_573                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[546]_574                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[537]_567                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[55]_178                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[563]_134                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[56]_82                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[533]_564                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[576]_477                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[561]_110                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[51]_130                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[555]_266                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[543]_218                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[553]_579                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[529]_561                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[556]_581                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[557]_582                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[569]_74                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[534]_565                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[570]_62                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[562]_122                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[573]_26                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[541]_570                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[565]_158                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[540]_569                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[559]_194                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[564]_146                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[530]_562                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[524]_557                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[544]_572                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[571]_50                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[539]_290                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[525]_558                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[527]_242                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[54]_166                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[550]_577                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[554]_580                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[538]_568                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[52]_142                                                   | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[536]_566                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[547]_278                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[548]_575                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[558]_583                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[535]_230                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[522]_556                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[528]_560                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[551]_206                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[531]_302                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[567]_182                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[568]_86                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[572]_38                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[574]_14                                                   | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[577]_478                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[520]_554                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[526]_559                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[542]_571                                                  | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[549]_576                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[560]_98                                                   | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[521]_555                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[5]_730                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[628]_147                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[621]_511                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[602]_497                                                  | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[595]_303                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[620]_510                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[624]_99                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[593]_490                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[59]_46                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[603]_291                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[607]_219                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[61]_22                                                    | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[629]_159                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[601]_496                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[62]_10                                                    | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[580]_480                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[584]_483                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[591]_243                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[608]_501                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[630]_171                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[587]_315                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[631]_183                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[606]_500                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[632]_87                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[633]_75                                                   | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[634]_63                                                   | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[589]_487                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[579]_327                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[599]_231                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[605]_499                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[60]_34                                                    | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[581]_481                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[585]_484                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[588]_486                                                  | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[609]_502                                                  | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[578]_479                                                  | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/array_reg[582]_482                                                  | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___106_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___114_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___116_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___117_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___100_n_0                                                         | reset_IBUF_BUFG  |                3 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___118_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___119_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___102_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___103_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___110_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___115_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___104_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___101_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___108_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___109_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___10_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___111_n_0                                                         | reset_IBUF_BUFG  |                4 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___112_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___107_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___105_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___113_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___136_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___120_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___140_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___144_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___146_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___131_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___134_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___135_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___141_n_0                                                         | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_spike_reg_en_reg_0                                | reset_IBUF_BUFG  |                8 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___147_n_0                                                         | reset_IBUF_BUFG  |                5 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___148_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___11_n_0                                                          | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___124_n_0                                                         | reset_IBUF_BUFG  |                6 |              8 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/fifo_rx_unit/i___132_n_0                                                         | reset_IBUF_BUFG  |                7 |              8 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_22[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_27[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_20[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_34[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_17[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_54[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_58[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_4[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_63[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_49[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_9[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_73[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_8[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_15[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_10[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/E[0]                                                    | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_11[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_16[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_17[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_12[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_18[0]                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_1[0]                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg[0]                                 | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_0[0]                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_13[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_14[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_30[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_24[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_4[0]                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_56[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_44[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_40[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_43[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_55[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_57[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_28[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_62[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_21[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_51[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_65[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_66[0]                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_38[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_52[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_63[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_35[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_67[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_8[0]                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_64[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep[0]                             | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_0[0]                           | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_1[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_33[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_19[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_10[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_6[0]                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_11[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_12[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_2[0]                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_25[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_29[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_31[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_41[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_61[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_26[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_49[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_54[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_22[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_3[0]                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_34[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_46[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_48[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_53[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_58[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_50[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_27[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_59[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_39[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_20[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_5[0]                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_60[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_23[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_37[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_68[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_42[0]                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_32[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_36[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_7[0]                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_45[0]                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_47[0]                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_9[0]                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_16[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_25[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_30[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_47[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_51[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_53[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_46[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_63[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_66[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_67[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_52[0]                          | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_17[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_3[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_28[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_36[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_41[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_33[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_26[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_45[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_56[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_68[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_37[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_31[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_23[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_40[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_57[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_69[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_7[0]                           | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_22[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_65[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_55[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_70[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_13[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_2[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_19[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_32[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_18[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_24[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_38[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_4[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_20[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_43[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_49[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_54[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_59[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_58[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_29[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_21[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_35[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_61[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_42[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_60[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_62[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_39[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_15[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_14[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_27[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_34[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_44[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_48[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_5[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_6[0]                           | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_50[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_64[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_16[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_50[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_11[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_12[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_2[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_31[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_5[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_45[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_40[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_9[0]                           | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_10[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_49[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_72[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_14[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_73[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_32[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_43[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_76[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_23[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_39[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_15[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_21[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_44[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_28[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_54[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_55[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_56[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_34[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_42[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_71[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_17[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_30[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_24[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_26[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_29[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_78[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_18[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_74[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_75[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_1[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_4[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_41[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_46[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_25[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_22[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_20[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_8[0]                           | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_13[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_19[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep_77[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_0[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_33[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_27[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_37[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_47[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_51[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_21[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_23[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_1[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_70[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_19[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_57[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_58[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_16[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_31[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_73[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_66[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_67[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_28[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_29[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_34[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_76[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_0[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_74[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_72[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_37[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_39[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_20[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_4[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_71[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_27[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_17[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_77[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_40[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_41[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_63[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_25[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_42[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_18[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_62[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_60[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_13[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_14[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_22[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_24[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_8[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_75[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_9[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_7[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_64[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_15[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_10[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_68[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_12[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_2[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_26[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_11[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_3[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_30[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_32[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__0_61[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_54[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_71[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_0[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_16[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_19[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_68[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_2[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_20[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_17[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_72[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_21[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_66[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_70[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_45[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_8[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_58[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_50[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_11[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_63[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_23[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_78[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_24[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_18[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_25[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_26[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_27[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_28[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_46[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_55[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_56[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_61[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_62[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_60[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_64[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_49[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_43[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_75[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_47[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_77[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_10[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_12[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_14[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_15[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_1[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_65[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_44[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_5[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_67[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_7[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_76[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_73[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_9[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_51[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__1_74[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_13[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_22[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_56[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_35[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_6[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_58[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_75[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_8[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_9[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_67[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3[0]                          | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_0[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_54[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_41[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_47[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_5[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_30[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_7[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_77[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_43[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_34[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_29[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_70[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_78[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_1[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_10[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_74[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_11[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_69[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_60[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_12[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_13[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_46[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_62[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_45[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_50[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_66[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_42[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_39[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_49[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_68[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_71[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_72[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_73[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_32[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_76[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_55[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_64[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_51[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_4[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_31[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_40[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_37[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_44[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_53[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_61[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__2_63[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_37[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_40[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_26[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_41[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_4[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_54[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_63[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_49[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_66[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_67[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_68[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_2[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_7[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_47[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_70[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_71[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_51[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_14[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_19[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_21[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_56[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_28[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_64[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_55[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_42[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_17[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_24[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_44[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_32[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_39[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_5[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_25[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_31[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_34[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_50[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_60[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_61[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_27[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_58[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_16[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_23[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_20[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_33[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_18[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_46[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_43[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_45[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_62[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_15[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_22[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_29[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_30[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_1[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_0[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_74[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_37[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_47[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_48[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_49[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_27[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_77[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_54[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_21[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_55[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_72[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_13[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_18[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_2[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_16[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_23[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_41[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_9[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_76[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_19[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_4[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_45[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_50[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_15[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_52[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_75[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_56[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_57[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_58[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_10[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_42[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_44[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_31[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_25[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_14[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_22[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_11[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_30[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_34[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_43[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_40[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_8[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__3_73[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_26[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_32[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_39[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_20[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_24[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_46[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_12[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_28[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_17[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_29[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_5[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_51[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_64[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_66[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_77[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_8[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_78[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_10[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_12[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_14[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_20[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_23[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_19[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_24[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_25[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_3[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_31[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_15[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_32[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_34[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_7[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_16[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_68[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_35[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_36[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_37[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_39[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_41[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_42[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_43[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_17[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_21[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_70[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_72[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_75[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_1[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_13[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_11[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_22[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_27[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_29[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_62[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_61[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_73[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_74[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_59[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_60[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_67[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_71[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_76[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_0[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_63[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__4_9[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_18[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_2[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_26[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_28[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_30[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_4[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_40[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_23[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_69[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_73[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_74[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_13[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_62[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_68[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_63[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_59[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_8[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_15[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_67[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_72[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_50[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_55[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_61[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_9[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_17[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_19[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_24[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_25[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_26[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_0[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_27[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_49[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_56[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_28[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_64[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_60[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_47[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_29[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_70[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_5[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_46[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_58[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_6[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_54[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_44[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_45[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_66[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_77[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_11[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_12[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_20[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_14[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_21[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_10[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_18[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6[0]                          | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_16[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_51[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_7[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_71[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_76[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_75[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__5_78[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_1[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_2[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_22[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_73[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_63[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_6[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_37[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_64[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_68[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_4[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_8[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_54[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_47[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_58[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_49[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_61[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_32[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_43[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_59[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_67[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_50[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_38[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_74[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_30[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_41[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_62[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_75[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_36[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_9[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7[0]                          | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_1[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_39[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_10[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_12[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_42[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_13[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_52[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_14[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_70[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_5[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_34[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_71[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_11[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_0[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_78[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_31[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_45[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_3[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_53[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_60[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_76[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_77[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_51[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_44[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_46[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_66[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_55[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_72[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_56[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_7[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__6_40[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_18[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_35[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_2[0]                        | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_39[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_45[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_19[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_56[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_48[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_57[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_61[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_62[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_55[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_60[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_65[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_66[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_67[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_38[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_51[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_68[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_69[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_23[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_28[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_21[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_26[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_46[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_5[0]                        | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_44[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_7[0]                        | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_70[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_71[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_72[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_40[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_47[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_64[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_24[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_29[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_30[0]                       | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_33[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_41[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_43[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_50[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_37[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_42[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[675]_998                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[676]_997                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[698]_975                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[699]_974                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[6]_1294                                                                | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[702]_971                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[703]_970                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[705]_969                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[706]_968                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[707]_967                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[660]_1013                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[701]_972                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[678]_995                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[67]_1352                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[668]_1005                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[674]_999                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[683]_990                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[685]_988                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[661]_1012                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[687]_986                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[69]_1354                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[708]_966                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[700]_973                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[690]_983                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[709]_965                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[70]_1355                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[659]_1014                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[691]_982                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[710]_964                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[662]_1011                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[711]_963                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[712]_962                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[713]_961                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[686]_987                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[680]_993                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[714]_960                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[657]_1016                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[679]_994                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[670]_1003                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[673]_1000                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[693]_980                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[664]_1009                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[665]_1008                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[667]_1006                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[671]_1002                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[658]_1015                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[681]_992                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[682]_991                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[669]_1004                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[684]_989                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[688]_985                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[68]_1353                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[663]_1010                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[677]_996                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[65]_1350                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[689]_984                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[694]_979                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[695]_978                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[692]_981                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[66]_1351                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[672]_1001                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[696]_977                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[697]_976                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[666]_1007                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_16[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___1_n_0                                                                         | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___0_n_0                                                                         | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_15[0]                       | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[111]_1396                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[115]_1400                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[0]_1229                                                                | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[104]_1389                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[106]_1391                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[10]_1297                                                               | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/next_step_num                                                                     | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___7_n_0                                                                         | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[101]_1386                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[102]_1387                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[103]_1388                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[105]_1390                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[109]_1394                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_31[0]                       | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___8_n_0                                                                         | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[107]_1392                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___5_n_0                                                                         | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[108]_1393                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___2_n_0                                                                         | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___3_n_0                                                                         | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[112]_1397                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[110]_1395                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[113]_1398                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[100]_1385                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/i___6_n_0                                                                         | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[114]_1399                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[125]_1410                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[118]_1403                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[133]_1417                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[116]_1401                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[142]_1426                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[143]_1427                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[124]_1409                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[146]_1430                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[152]_1436                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[153]_1437                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[170]_1454                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[165]_1449                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[131]_1415                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[156]_1440                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[171]_1455                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[137]_1421                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[128]_1100                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[12]_1299                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[122]_1407                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[145]_1429                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[150]_1434                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[161]_1445                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[117]_1402                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[126]_1411                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[132]_1416                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[121]_1406                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[138]_1422                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[13]_1300                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[14]_1301                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[154]_1438                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[162]_1446                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[141]_1425                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[130]_1414                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[158]_1442                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[164]_1448                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[120]_1405                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[140]_1424                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[136]_1420                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[144]_1428                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[149]_1433                                                              | reset_IBUF_BUFG  |                8 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[157]_1441                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[159]_1443                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[160]_1444                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[166]_1450                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[11]_1298                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[123]_1408                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[129]_1413                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[119]_1404                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[139]_1423                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[151]_1435                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[155]_1439                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[15]_1302                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[163]_1447                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[127]_1412                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[167]_1451                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[134]_1418                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[135]_1419                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[147]_1431                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[148]_1432                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[168]_1452                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[169]_1453                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[16]_1303                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[173]_1457                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[197]_1480                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[226]_1509                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[227]_1510                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[228]_1511                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[195]_1478                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[172]_1456                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[221]_1504                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[229]_1512                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[196]_1479                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[179]_1463                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[200]_1483                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[208]_1491                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[190]_1474                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[181]_1465                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[203]_1486                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[185]_1469                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[176]_1460                                                              | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[204]_1487                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[187]_1471                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[186]_1470                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[209]_1492                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[174]_1458                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[198]_1481                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[20]_1307                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[210]_1493                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[212]_1495                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[216]_1499                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[207]_1490                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[17]_1304                                                               | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[201]_1484                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[217]_1500                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[178]_1462                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[177]_1461                                                              | reset_IBUF_BUFG  |                8 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[189]_1473                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[1]_1096                                                                | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[205]_1488                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[222]_1505                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[180]_1464                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[182]_1466                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[18]_1305                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[192]_1228                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[194]_1477                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[188]_1472                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[202]_1485                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[175]_1459                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[199]_1482                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[206]_1489                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[211]_1494                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[193]_1476                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[183]_1467                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[213]_1496                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[215]_1498                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[184]_1468                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[19]_1306                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[191]_1475                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[214]_1497                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[219]_1502                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[218]_1501                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[21]_1308                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[220]_1503                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[223]_1506                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[224]_1507                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[225]_1508                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[238]_1521                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[247]_1530                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[26]_1313                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[272]_1276                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[256]_1101                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[270]_1278                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[271]_1277                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[263]_1285                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[257]_1291                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[273]_1275                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[245]_1528                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[252]_1535                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[231]_1514                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[268]_1280                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[255]_1538                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[279]_1269                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[25]_1312                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[262]_1286                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[242]_1525                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[261]_1287                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[23]_1310                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[265]_1283                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[278]_1270                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[280]_1268                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[281]_1267                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[282]_1266                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[22]_1309                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[283]_1265                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[284]_1264                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[253]_1536                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[241]_1524                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[264]_1284                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[246]_1529                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[251]_1534                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[269]_1279                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[285]_1263                                                              | reset_IBUF_BUFG  |                8 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[286]_1262                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[287]_1261                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[232]_1515                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[244]_1527                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[249]_1532                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[254]_1537                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[235]_1518                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[236]_1519                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[243]_1526                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[266]_1282                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[267]_1281                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[274]_1274                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[275]_1273                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[259]_1289                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[234]_1517                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[239]_1522                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[24]_1311                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[250]_1533                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[260]_1288                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[233]_1516                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[276]_1272                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[258]_1290                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[237]_1520                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[230]_1513                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[248]_1531                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[277]_1271                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[27]_1314                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[240]_1523                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[303]_1245                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[300]_1248                                                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[304]_1244                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[337]_1556                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[342]_1561                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[301]_1247                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[302]_1246                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[309]_1239                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[318]_1230                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[321]_1540                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[298]_1250                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[311]_1237                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[313]_1235                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[326]_1545                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[339]_1558                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[332]_1551                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[28]_1315                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[291]_1257                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[299]_1249                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[293]_1255                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[292]_1256                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[308]_1240                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[310]_1238                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[317]_1231                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[320]_1539                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[322]_1541                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[325]_1544                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[333]_1552                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[297]_1251                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[335]_1554                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[343]_1562                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[306]_1242                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[315]_1233                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[344]_1563                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[295]_1253                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[345]_1564                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[30]_1317                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[31]_1318                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[296]_1252                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[329]_1548                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[331]_1550                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[29]_1316                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[288]_1260                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[289]_1259                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[294]_1254                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[290]_1258                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[2]_1097                                                                | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[336]_1555                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[334]_1553                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[338]_1557                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[307]_1241                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[316]_1232                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[323]_1542                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[33]_1320                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[341]_1560                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[312]_1236                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[314]_1234                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[32]_1319                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[330]_1549                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[324]_1543                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[327]_1546                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[328]_1547                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[340]_1559                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[305]_1243                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[39]_1326                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[402]_1183                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[399]_1180                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[374]_1593                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[358]_1577                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[360]_1579                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[37]_1324                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[395]_1176                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[403]_1184                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[372]_1591                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[352]_1571                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[349]_1568                                                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[36]_1323                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[34]_1321                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[347]_1566                                                              | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[355]_1574                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[362]_1581                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[365]_1584                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[377]_1596                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[382]_1601                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[346]_1565                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[35]_1322                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[363]_1582                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[350]_1569                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[356]_1575                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[364]_1583                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[366]_1585                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[368]_1587                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[375]_1594                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[378]_1597                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[380]_1599                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[384]_1165                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[348]_1567                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[386]_1167                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[359]_1578                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[379]_1598                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[385]_1166                                                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[354]_1573                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[351]_1570                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[369]_1588                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[371]_1590                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[388]_1169                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[389]_1170                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[38]_1325                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[390]_1171                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[391]_1172                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[353]_1572                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[357]_1576                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[367]_1586                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[370]_1589                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[376]_1595                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[381]_1600                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[373]_1592                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[387]_1168                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[392]_1173                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[393]_1174                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[394]_1175                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[396]_1177                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[361]_1580                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[397]_1178                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[398]_1179                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[3]_1292                                                                | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[400]_1181                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[401]_1182                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[460]_1152                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[461]_1151                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[462]_1150                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[41]_1328                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[404]_1185                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[407]_1188                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[424]_1205                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[43]_1330                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[444]_1225                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[418]_1199                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[411]_1192                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[436]_1217                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[427]_1208                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[430]_1211                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[441]_1222                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[445]_1226                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[450]_1162                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[443]_1224                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[412]_1193                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[426]_1207                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[406]_1187                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[420]_1201                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[422]_1203                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[416]_1197                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[423]_1204                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[437]_1218                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[40]_1327                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[425]_1206                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[439]_1220                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[413]_1194                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[435]_1216                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[442]_1223                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[44]_1331                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[451]_1161                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[405]_1186                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[417]_1198                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[438]_1219                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[452]_1160                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[429]_1210                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[431]_1212                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[432]_1213                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[415]_1196                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[446]_1227                                                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[42]_1329                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[454]_1158                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[409]_1190                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[453]_1159                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[421]_1202                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[455]_1157                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[456]_1156                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[448]_1164                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[457]_1155                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[414]_1195                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[419]_1200                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[410]_1191                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[433]_1214                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[434]_1215                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[449]_1163                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[408]_1189                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[440]_1221                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[458]_1154                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[459]_1153                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[45]_1332                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[428]_1209                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[517]_832                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[465]_1147                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[467]_1145                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[479]_1133                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[481]_1131                                                              | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[488]_1124                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[494]_1118                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[470]_1142                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[510]_1102                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[477]_1135                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[480]_1132                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[492]_1120                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[500]_1112                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[468]_1144                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[484]_1128                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[46]_1333                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[48]_1335                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[501]_1111                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[507]_1105                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[485]_1127                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[497]_1115                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[495]_1117                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[502]_1110                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[490]_1122                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[508]_1104                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[466]_1146                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[47]_1334                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[509]_1103                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[4]_1098                                                                | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[482]_1130                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[506]_1106                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[489]_1123                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[50]_1337                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[514]_829                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[476]_1136                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[491]_1121                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[499]_1113                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[504]_1108                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[49]_1336                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[505]_1107                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[511]_1602                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[475]_1137                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[474]_1138                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[483]_1129                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[471]_1141                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[473]_1139                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[498]_1114                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[487]_1125                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[472]_1140                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[496]_1116                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[464]_1148                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[503]_1109                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[486]_1126                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[493]_1119                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[463]_1149                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[469]_1143                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[478]_1134                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[512]_827                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[513]_828                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[515]_830                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[516]_831                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[518]_833                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[519]_834                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[51]_1338                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[565]_879                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[570]_884                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[571]_885                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[572]_886                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[521]_836                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[561]_875                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[573]_887                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[533]_847                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[576]_905                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[577]_1095                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[549]_863                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[578]_1094                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[546]_860                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[538]_852                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[539]_853                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[532]_846                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[551]_865                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[559]_873                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[525]_840                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[563]_877                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[540]_854                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[529]_843                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[528]_842                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[52]_1339                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[547]_861                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[552]_866                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[527]_889                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[544]_858                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[562]_876                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[523]_838                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[526]_841                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[522]_837                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[564]_878                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[568]_882                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[574]_888                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[543]_857                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[579]_1093                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[550]_864                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[53]_1340                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[548]_862                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[554]_868                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[566]_880                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[537]_851                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[524]_839                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[534]_848                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[531]_845                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[536]_850                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[520]_835                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[530]_844                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[535]_849                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[54]_1341                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[553]_867                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[555]_869                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[556]_870                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[541]_855                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[558]_872                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[55]_1342                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[567]_881                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[569]_883                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[545]_859                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[560]_874                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[542]_856                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[56]_1343                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[557]_871                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[58]_1345                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[600]_1072                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[589]_1083                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[623]_1049                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[608]_1064                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[598]_1074                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[585]_1087                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[618]_1054                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[622]_1050                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[57]_1344                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[59]_1346                                                               | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[602]_1070                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[580]_1092                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[610]_1062                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[614]_1058                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[630]_1042                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[584]_1088                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[633]_1039                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[591]_1081                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[60]_1347                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[615]_1057                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[595]_1077                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[594]_1078                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[596]_1076                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[607]_1065                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[601]_1071                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[593]_1079                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[609]_1063                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[61]_1348                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[592]_1080                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[612]_1060                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[619]_1053                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[588]_1084                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[582]_1090                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[599]_1073                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[620]_1052                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[586]_1086                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[624]_1048                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[581]_1091                                                              | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[590]_1082                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[583]_1089                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[604]_1068                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[605]_1067                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[606]_1066                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[603]_1069                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[613]_1059                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[621]_1051                                                              | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[597]_1075                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[617]_1055                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[625]_1047                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[587]_1085                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[626]_1046                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[616]_1056                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[627]_1045                                                              | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[628]_1044                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[5]_1293                                                                | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[629]_1043                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[62]_1349                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[631]_1041                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[632]_1040                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[634]_1038                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[635]_1037                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[636]_1036                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[611]_1061                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[649]_1024                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[640]_906                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[642]_1031                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[648]_1025                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[650]_1023                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[639]_1033                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[652]_1021                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[647]_1026                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[653]_1020                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[654]_1019                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[655]_1018                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[641]_1032                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[656]_1017                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[637]_1035                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[638]_1034                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[643]_1030                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[646]_1027                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[645]_1028                                                              | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[651]_1022                                                              | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[644]_1029                                                              | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[735]_939                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[73]_1358                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[744]_930                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[745]_929                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[746]_928                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[727]_947                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[737]_937                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[741]_933                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[731]_943                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[724]_950                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[720]_954                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[718]_956                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[730]_944                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[725]_949                                                               | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[747]_927                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[722]_952                                                               | reset_IBUF_BUFG  |                8 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[721]_953                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[72]_1357                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[732]_942                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[726]_948                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[733]_941                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[719]_955                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[740]_934                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[736]_938                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[743]_931                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[715]_959                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[717]_957                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[729]_945                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[734]_940                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[738]_936                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[723]_951                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[742]_932                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[71]_1356                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[739]_935                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[728]_946                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[716]_958                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[773]_894                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[774]_895                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[775]_896                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[776]_897                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[777]_898                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[758]_916                                                               | reset_IBUF_BUFG  |                7 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[778]_899                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[752]_922                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[760]_914                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[754]_920                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[762]_912                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[765]_909                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[761]_913                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[769]_890                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[771]_892                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[779]_900                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[751]_923                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[748]_926                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[753]_921                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[74]_1359                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[750]_924                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[755]_919                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[759]_915                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[75]_1360                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[756]_918                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[757]_917                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[763]_911                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[764]_910                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[766]_908                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[767]_907                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[76]_1361                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[770]_891                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[772]_893                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[749]_925                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[86]_1371                                                               | reset_IBUF_BUFG  |                1 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[96]_1381                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[78]_1363                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[81]_1366                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[99]_1384                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_32[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[9]_1296                                                                | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[780]_901                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[82]_1367                                                               | reset_IBUF_BUFG  |                6 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[97]_1382                                                               | reset_IBUF_BUFG  |                5 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[84]_1369                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[90]_1375                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[80]_1365                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_INPUT_LAYER/U_IN_CONTROL/out_tau_cnt_srst_reg_rep__7_25[0]                       | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[783]_904                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[92]_1377                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[88]_1373                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[8]_1099                                                                | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[83]_1368                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[89]_1374                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[91]_1376                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[85]_1370                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[77]_1362                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[781]_902                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[87]_1372                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[93]_1378                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[95]_1380                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[98]_1383                                                               | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[79]_1364                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[782]_903                                                               | reset_IBUF_BUFG  |                4 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[94]_1379                                                               | reset_IBUF_BUFG  |                3 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_reg[7]_1295                                                                | reset_IBUF_BUFG  |                2 |              9 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][235]_i_1_n_0                                                             | reset_IBUF_BUFG  |                8 |             10 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |                8 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][236]_i_1_n_0                                                              | reset_IBUF_BUFG  |                8 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |                9 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |                9 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |               10 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |                8 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][236]_i_1_n_0                                                              | reset_IBUF_BUFG  |                7 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |               10 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][236]_i_1_n_0                                                             | reset_IBUF_BUFG  |                8 |             11 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][237]_i_1_n_0                                                             | reset_IBUF_BUFG  |               11 |             12 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               19 |             20 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               19 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               20 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               21 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               18 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               18 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               19 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               20 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               18 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               20 |             21 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               20 |             22 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/next_period_cnt                                                                   | reset_IBUF_BUFG  |               12 |             22 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_0[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[6].U_NEURON/U_LIF/V[23]_i_1__12_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_5[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[3].U_NEURON/U_LIF/V[23]_i_1__14_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_3[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[12].U_NEURON/U_LIF/V[23]_i_1__4_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[7].U_NEURON/U_LIF/V[23]_i_1__9_n_0   | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[13].U_NEURON/U_LIF/V[23]_i_1__3_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[19].U_NEURON/U_LIF/V[23]_i_1__17_n_0 | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[14].U_NEURON/U_LIF/V[23]_i_1__10_n_0 | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[11].U_NEURON/U_LIF/V[23]_i_1__5_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[15].U_NEURON/U_LIF/V[23]_i_1__2_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[0].U_NEURON/U_LIF/V[23]_i_1__18_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[9].U_NEURON/U_LIF/V[23]_i_1__7_n_0   | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[2].U_NEURON/U_LIF/V[23]_i_1__15_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[8].U_NEURON/U_LIF/V[23]_i_1__8_n_0   | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[4].U_NEURON/U_LIF/V[23]_i_1__13_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_2[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[16].U_NEURON/U_LIF/V[23]_i_1__1_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_1[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_6[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_4[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_9[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_8[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/li_flag_reg_7[0]                                      | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[1].U_NEURON/U_LIF/V[23]_i_1__16_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[5].U_NEURON/U_LIF/V[23]_i_1__11_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[17].U_NEURON/U_LIF/V[23]_i_1__0_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[18].U_NEURON/U_LIF/V[23]_i_1_n_0     | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER/NEURON_GEN[10].U_NEURON/U_LIF/V[23]_i_1__6_n_0  | reset_IBUF_BUFG  |                3 |             24 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             28 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/E[0]                                                  | reset_IBUF_BUFG  |               11 |             30 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               21 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[15][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[11][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[10][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[0][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               22 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/fila[31]_i_1_n_0                                                                    | reset_IBUF_BUFG  |                6 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[79]                                                                          | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[143]                                                                         | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[47]                                                                          | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[175]                                                                         | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[111]                                                                         | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[239]                                                                         | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[207]                                                                         | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               31 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[9][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[8][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[7][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[6][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[5][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[4][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               21 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[2][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[27][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               31 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[3][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[30][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[28][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[29][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               31 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               31 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[23][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[25][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[24][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               22 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[26][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][111]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][47]_i_1_n_0                                                               | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               22 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][207]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][143]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               31 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[14][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[13][239]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][175]_i_1_n_0                                                              | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[12][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               22 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[16][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][143]_i_1_n_0                                                             | reset_IBUF_BUFG  |               24 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[21][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[20][79]_i_1_n_0                                                              | reset_IBUF_BUFG  |               29 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][239]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[17][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               21 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][175]_i_1_n_0                                                             | reset_IBUF_BUFG  |               30 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][47]_i_1_n_0                                                              | reset_IBUF_BUFG  |               27 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[18][207]_i_1_n_0                                                             | reset_IBUF_BUFG  |               26 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[22][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               25 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[1][79]_i_1_n_0                                                               | reset_IBUF_BUFG  |               28 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/pixels[19][111]_i_1_n_0                                                             | reset_IBUF_BUFG  |               23 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/start_step_reg_0[0]                                                               | reset_IBUF_BUFG  |                4 |             32 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/x0                                                                                  | reset_IBUF_BUFG  |                9 |             35 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0                                   | reset_IBUF_BUFG  |               16 |             40 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/FSM_sequential_state_reg_reg[0]_1                                   | reset_IBUF_BUFG  |               50 |             74 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_27                                                              | reset_IBUF_BUFG  |               34 |             86 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_28                                                              | reset_IBUF_BUFG  |               34 |             90 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_32                                                              | reset_IBUF_BUFG  |               37 |            109 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_25                                                              | reset_IBUF_BUFG  |               45 |            112 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_16                                                              | reset_IBUF_BUFG  |               45 |            115 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_24                                                              | reset_IBUF_BUFG  |               43 |            118 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_19                                                              | reset_IBUF_BUFG  |               45 |            121 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_12                                                              | reset_IBUF_BUFG  |               40 |            121 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_4                                                               | reset_IBUF_BUFG  |               41 |            123 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_33                                                              | reset_IBUF_BUFG  |               49 |            125 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_42                                                              | reset_IBUF_BUFG  |               51 |            127 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_39                                                              | reset_IBUF_BUFG  |               46 |            128 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_38                                                              | reset_IBUF_BUFG  |               58 |            129 |
|  U_CLK/inst/clk_out1 | U_UART/U_UART/uart_rx_unit/b_next                                                              | reset_IBUF_BUFG  |               85 |            133 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_31                                                              | reset_IBUF_BUFG  |               59 |            133 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_30                                                              | reset_IBUF_BUFG  |               47 |            136 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_35                                                              | reset_IBUF_BUFG  |               53 |            138 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_15                                                              | reset_IBUF_BUFG  |               49 |            142 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_5                                                               | reset_IBUF_BUFG  |               50 |            144 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_20                                                              | reset_IBUF_BUFG  |               45 |            144 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_10                                                              | reset_IBUF_BUFG  |               51 |            145 |
|  U_CLK/inst/clk_out1 | U_SNN/U_RL/fila_counter[31]_i_1_n_0                                                            | reset_IBUF_BUFG  |               85 |            150 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_22                                                              | reset_IBUF_BUFG  |               61 |            152 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_13                                                              | reset_IBUF_BUFG  |               52 |            157 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_11                                                              | reset_IBUF_BUFG  |               58 |            157 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_8                                                               | reset_IBUF_BUFG  |               59 |            160 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_26                                                              | reset_IBUF_BUFG  |               56 |            161 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_1                                                               | reset_IBUF_BUFG  |               55 |            166 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN                                                                 | reset_IBUF_BUFG  |               70 |            173 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_23                                                              | reset_IBUF_BUFG  |               59 |            175 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_43                                                              | reset_IBUF_BUFG  |               52 |            178 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_41                                                              | reset_IBUF_BUFG  |               63 |            181 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_36                                                              | reset_IBUF_BUFG  |               69 |            187 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_9                                                               | reset_IBUF_BUFG  |               65 |            190 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_18                                                              | reset_IBUF_BUFG  |               62 |            192 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_29                                                              | reset_IBUF_BUFG  |               67 |            194 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_21                                                              | reset_IBUF_BUFG  |               66 |            199 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_34                                                              | reset_IBUF_BUFG  |               71 |            207 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_37                                                              | reset_IBUF_BUFG  |               71 |            207 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_2                                                               | reset_IBUF_BUFG  |               80 |            210 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_14                                                              | reset_IBUF_BUFG  |               81 |            211 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_40                                                              | reset_IBUF_BUFG  |               67 |            212 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_3                                                               | reset_IBUF_BUFG  |               76 |            215 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_6                                                               | reset_IBUF_BUFG  |               70 |            219 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_7                                                               | reset_IBUF_BUFG  |               83 |            230 |
|  U_CLK/inst/clk_out1 | U_SNN/U_CTRL/period_store_repN_17                                                              | reset_IBUF_BUFG  |               82 |            235 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_acc_srst_reg_rep__3_1                             | reset_IBUF_BUFG  |               30 |            240 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/we_ram[0]                                             |                  |               20 |            320 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_acc_srst_reg_rep__1_1                             | reset_IBUF_BUFG  |               60 |            480 |
|  U_CLK/inst/clk_out1 |                                                                                                |                  |               86 |            566 |
|  U_CLK/inst/clk_out1 | U_SNN/U_SNN/U_OUTPUT_LAYER/U_HID_CONTROL/out_lir_store_en_reg_rep__4_1[0]                      | reset_IBUF_BUFG  |             1492 |           4824 |
|  U_CLK/inst/clk_out1 |                                                                                                | reset_IBUF_BUFG  |             1423 |           6362 |
+----------------------+------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


