# LWIDIA_COPYRIGHT_BEGIN
#
# Copyright 2015-2022 by LWPU Corporation.  All rights reserved.  All
# information contained herein is proprietary and confidential to LWPU
# Corporation.  Any use, reproduction, or disclosure without the written
# permission of LWPU Corporation is prohibited.
#
# LWIDIA_COPYRIGHT_END

# This file contains register definitions used by MODS.
#
# During MODS build time, the g_*_reghal.cpp files containing the per-GPU
# register HAL tables are generated from this file.
#
# Also other files are automatically generated from this file and from HW
# headers, such as mods_reg_hal.h header used in MODS and compressed reghal
# tables in reghal_tables.h.
#
# All files are generated with diag/mods/tools/genreghalimp.py, for example:
#    % cd diag/mods
#    % tools/genreghalimpl.py . ../../drivers gpu/reghal/mods_reg_hal.h
# The second argument is the path (relative or absolute) to the drivers
# directory.
# The third argument is the path (relative or absolute) to the diag/mods
# directory.
#
# Format of this file:
# - Hash (#) starts comment until the end of line.  Comments are deleted when
#   parsing.
# - Empty lines are ignored.  A line containing only spaces or comments is
#   considered empty.
# - Tabs are considered an error.
# - Indentation is used for parsing.
# - The first level of indentation is register names.
# - Register names must start with LW_.  The LW_ prefix will be colwerted to
#   MODS_ prefix when generating mods_reg_hal.h.
# - The register name can optionally be followed by several modifiers,
#   separated by spaces:
#   * One or two numbers, which are the size of the register array.
#   * "-domain <name>", which specifies the domain such as "-domain dlpl" or "domain pcie".
#     If the domain is not specified, it is assumed to be "-domain raw",
#     ie. just offset from the BAR0 base address.
#     If the domain is pcie then PCIE config cycles will be used to read the
#     register.
#   * "-virtual_mirror <vreg>", which says that if the GPU is acting
#     as an SRIOV virtual GPU, we should use register <vreg> instead.
#   * "-virtual_export", which makes an SRIOV PF symbol visible to the
#     VF.  The fields and values for this field inherit this modifier.
#     Should not be used for BAR0 register addresses.
#   * "-replace_array <old>=<new> <limit>", which lets us use
#     registers with embedded indexes such as
#     LW_PLTCG_LTC1_LTS2_PRBF_0 as if they were arrays.  <old> is a
#     substring of the register name that we should replace with an
#     index, <new> is a printf format used to format the index, and
#     <limit> is the size of the array.
#   * "-replace_array <old>*=<stride> <limit>", which applies a stride
#     offset from a base register 'index' number of times.
#     For example:
#         LW_PFB_FBPA_x_ -replace_array x*=LW_FBPA_PRI_STRIDE 24
#         Applies LW_FBPA_PRI_STRIDE index times to LW_PFB_FBPA_0_.
#     Since stride is always applied to the base register, a common idiom
#     is to use '0' instead of a variable:
#         LW_PFB_FBPA_0_ -replace_array 0*=LW_FBPA_PRI_STRIDE 24
#   * "-replace_string <old>=<new>", which lets us insert device-
#     specific strings into the register name.  <old> is a substring
#     of the register name that should be replaced with <new>, and
#     <new> may contain the following variables:
#     ${device} the device name in lowercase, e.g. "tu100"
#     ${DEVICE} the device name in uppercase, e.g. "TU100"
#   * "-alias <alias>", which gives an alternate name for the register.
#     This is used when registers are renamed: if the original name is not
#     found, try the alias instead.  This option may be used multiple times,
#     to give a register multiple aliases.  An -alias may be followed by
#     -domain, to give the alias a different domain than the original name.
#   * "-cap <id>", used for PCIE capability structs.  The argument is
#     a capability id of the form LW_XXX_CAP_ID_DEFAULT, which must also
#     appear in reghal.def.  When the register is accessed, RegHal
#     uses the address of the capability struct (derived from walking
#     the linked list) to determine the actual register address.  The
#     register inherits the -domain of the register containing the cap
#     id.
# - The second level of indentation are register field names for the
#   preceding register, followed by optional modifiers:
#   * One or two numbers, which are the size of the field array.
#   * "-replace_string <old>=<new>" : See above
#   * "-virtual_export" : See above
#   * "-alias" : See above
# - The third level of indentation are value names for the preceding
#   field, followed by optional modifiers:
#   * One or two numbers, which are the size of the value array.
#   * "-replace_string <old>=<new>" : See above
#   * "-virtual_export" : See above
#   * "-alias" : See above
# - In the final output, register fields and values are joined with together
#   register name using underscores.

# Example:
#    LW_PMC_INTR 1
#        SOFTWARE
#            PENDING
# This will be colwerted to the following definitions:
# - Register LW_PMC_INTR_0 *or* LW_PMC_INTR(0), depending on what the header
#   files for a given GPU actually define.
# - Field LW_PMC_INTR_0_SOFTWARE or LW_PMC_INTR_SOFTWARE.

# - Value LW_PMC_INTR_0_SOFTWARE_PENDING or LW_PMC_INTR_SOFTWARE_PENDING.
#
# In MODS, this will be used as follows:
#   if (subdev->Regs().Read32(MODS_PMC_INTR_SOFTWARE, 0) ==
#       subdev->Regs().GetValue(MODS_PMC_INTR_SOFTWARE_PENDING))
#   ...

LW_BRIDGE_GPU_BACKDOOR_EC_1

LW_BRIDGE_GPU_BACKDOOR_EC_2
    WAKEUP_ASSERT_GPIO_12

LW_BRIDGE_GPU_BACKDOOR_EC_3
    PCH_STUB
        DISABLE
        ENABLE
    PEXRST
        ASSERT
        DEASSERT
    PEXRST_OVERRIDE
        DISABLE
        ENABLE

LW_BRIDGE_GPU_BACKDOOR_LTSSM_STATUS0
    SWITCH_DSP
        L0
        L2

LW_BRIDGE_REG_PM_CONTROL
    DSP_FORCE_L2
        DISABLE
        ENABLE

LW_CE_GRCE_CONFIG 2
    SHARED_LCE
        NONE

LW_CE_GRCE_CONFIG__SIZE_1 -virtual_export

LW_CE_HSH_PCE_MASK

LW_CE_LCE_STATUS 10

LW_CE_PCE2LCE_CONFIG 18
    PCE_ASSIGNED_LCE
        NONE

LW_CE_PCE2LCE_CONFIG__SIZE_1 -virtual_export

LW_CE_PCE_MAP
    VALUE

LW_CGSP_SCPM_CTRL
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_CGSP_SCPM_OUT
    MACRO_TIMING_STATUS

LW_CGSP_SCPM_PATH_TIMING_STATUS

LW_CHIP_EXTENDED_SYSTEM_PHYSICAL_ADDRESS_BITS
LW_CHIP_LTC_LTS_BYTES_PER_LINE
LW_CHIP_LTC_LTS_NUM_SETS

LW_CHRAM_CHANNEL 2048 -domain chram
    ENG_FAULTED
        FALSE
        TRUE
    PBDMA_FAULTED
        FALSE
        TRUE
    UPDATE
        RESET_ENG_FAULTED
        RESET_PBDMA_FAULTED

LW_CLOCK_LWSW_PRT_LWLINK_UPHY0_PLL0_CTRL4 -domain clks_p0
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_CLOCK_LWSW_PRT_LWLINK_UPHY0_PLL0_CTRL5 -domain clks_p0
    CFG_RDATA

LW_CSEC_SCPM_CTRL
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_CSEC_SCPM_OUT
    MACRO_TIMING_STATUS

LW_CSEC_SCPM_PATH_TIMING_STATUS

LW_CTRL_CPU_DOORBELL_VECTORID
    VALUE
        CONSTANT -virtual_export

LW_CTRL_CPU_INTR_LEAF 8 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF

LW_CTRL_CPU_INTR_LEAF_EN_CLEAR 8 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_EN_CLEAR

LW_CTRL_CPU_INTR_LEAF_EN_SET 8 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_EN_SET

LW_CTRL_CPU_INTR_LEAF_TRIGGER 1 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_TRIGGER
    VECTOR

LW_CTRL_CPU_INTR_TOP 1 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP

LW_CTRL_CPU_INTR_TOP_EN_CLEAR 1 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP_EN_CLEAR

LW_CTRL_CPU_INTR_TOP_EN_SET 1 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP_EN_SET

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_CPR -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_IOCTRL -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_MINION -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLDL_MULTI -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLDL_y -replace_array x=%d 3  -replace_array y=%d 6

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLIPT -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLIPT_LNK_MULTI -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLIPT_LNK_y -replace_array x=%d 3  -replace_array y=%d 6

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLTLC_MULTI -replace_array x=%d 3

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_LWLTLC_y -replace_array x=%d 3  -replace_array y=%d 6

LW_DISCOVERY_IOCTRL_UNICAST_x_SW_DEVICE_BASE_PLL -replace_array x=%d 3

LW_DISP_DUALIO_BIST_CAPTURESTART
    DPV_CAPTURESTART

LW_DISP_DUALIO_BIST_CBUF_0
    DPV_CAPTUREBUF

LW_DISP_DUALIO_BIST_CBUF_1
    DPV_CAPTUREBUF_1

LW_DISP_DUALIO_BIST_CBUF_2
    DPV_CAPTUREBUF_2

LW_DISP_DUALIO_BIST_CBUF_3
    DPV_CAPTUREBUF_3

LW_DISP_DUALIO_BIST_CBUF_4
    DPV_CAPTUREBUF_4

LW_DISP_DUALIO_BIST_CONFIG
    CAPTUREBUFDIR_CONTROL
    CFGCLKGATEEN
    DPG_PRBSSEEDLD
    DPG_TXDATAMUXSEL_IN
    DPV_CAPTUREEN
    DPV_HOT_RESET
    DPV_LOOPSYMBOLCNTEN
    STARTTEST

LW_DISP_DUALIO_BIST_CONFIGREG
    DPG_TXDATAMUXSEL_IN
    M_RATE_IN
    N_RATE_IN
    RATE_OVERRIDE_IN

LW_DISP_DUALIO_BIST_CONFIGREG_2
    FIFO_READ_EN_PRESYNC_IN
    FIFO_WRITE_EN_PRESYNC_IN
    LANE_RX_MUX_SEL_PRESYNC_IN

LW_DISP_DUALIO_BIST_ERRORCONFIG
    DPV_STOPERRORCOUNT
    DPV_STOPONERROR

LW_DISP_DUALIO_BIST_ERRORCOUNT
    DPV_LOOPCNT

LW_DISP_DUALIO_BIST_LANE_00_CONFIG
    DPG_DATASEL
    DPV_DATASEL

LW_DISP_DUALIO_BIST_LANE_00_PRBS
    DPG_PRBSSEED

LW_DISP_DUALIO_BIST_LANE_00_STATUS
    DPV_ERRORCOUNTER
    DPV_ERRORLOCKSTATUS
    DPV_ERRORSTATUS

LW_DISP_DUALIO_BIST_LANE_01_CONFIG
    DPG_DATASEL
    DPV_DATASEL

LW_DISP_DUALIO_BIST_LANE_01_PRBS
    DPG_PRBSSEED

LW_DISP_DUALIO_BIST_LANE_01_STATUS
    DPV_ERRORCOUNTER
    DPV_ERRORLOCKSTATUS
    DPV_ERRORSTATUS

LW_DISP_DUALIO_BIST_SELECTCONFIG
    DPV_SELECTLANE

LW_DISP_DUALIO_BIST_STATUS
    DPV_VERIFYCOMPLETE
        INIT

LW_EGRESS_ERR_CONTAIN_EN_0 -domain nport
    NCISOC_CREDIT_PARITY_ERR
        DISABLE
        ENABLE

LW_EGRESS_ERR_CORRECTABLE_REPORT_EN_0 -domain nport
    NCISOC_CREDIT_PARITY_ERR
        DISABLE
        ENABLE

LW_EGRESS_ERR_ECC_CTRL -domain nport
    NCISOC_PARITY_ENABLE
        DISABLE
        ENABLE

LW_EGRESS_ERR_FATAL_REPORT_EN_0 -domain nport
    NCISOC_CREDIT_PARITY_ERR
        DISABLE
        ENABLE

LW_EGRESS_ERR_LOG_EN_0 -domain nport
    NCISOC_CREDIT_PARITY_ERR
        DISABLE
        ENABLE

LW_EGRESS_ERR_NON_FATAL_REPORT_EN_0 -domain nport
    NCISOC_CREDIT_PARITY_ERR
        DISABLE
        ENABLE

LW_EP_PCFG_GPU_AER_HEADER -cap LW_EP_PCFG_GPU_AER_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_AER_CAP_HDR -domain xve
    CAP_ID -alias ID
        DEFAULT -alias LINK_DEC

LW_EP_PCFG_GPU_CORRECTABLE_ERROR_STATUS -cap LW_EP_PCFG_GPU_AER_HEADER_CAP_ID_DEFAULT -alias LW_XVE_AER_CORR_ERR

LW_EP_PCFG_GPU_DEVICE_CONTROL_STATUS -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_DEVICE_CONTROL_STATUS
    CORR_ERROR_DETECTED
    FATAL_ERROR_DETECTED
    NON_FATAL_ERROR_DETECTED
    UNSUPP_REQUEST_DETECTED

LW_EP_PCFG_GPU_DEVICE_CONTROL_STATUS_2 -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_DEVICE_CONTROL_STATUS_2
    ATOMIC_OP_REQUESTER_ENABLE

LW_EP_PCFG_GPU_L1_PM_SS_CAP_REGISTER -cap LW_EP_PCFG_GPU_L1_PM_SS_HEADER_CAP_ID_DEFAULT -alias LW_XVE_L1_PM_SUBSTATES_CAP
    ASPM_L11_SUPPORT -alias ASPM_L1_1_SUPPORTED
        SUPPORTED -alias ENABLE
    ASPM_L12_SUPPORT -alias ASPM_L1_2_SUPPORTED
        SUPPORTED -alias ENABLE
    L1_PM_SS_SUPPORT -alias L1_PM_SUBSTATES_SUPPORTED
        SUPPORTED -alias ENABLE

LW_EP_PCFG_GPU_L1_PM_SS_CONTROL_1_REGISTER -cap LW_EP_PCFG_GPU_L1_PM_SS_HEADER_CAP_ID_DEFAULT -alias LW_XVE_L1_PM_SUBSTATES_CTRL1
    ASPM_L11_ENABLE -alias ASPM_L1_1_EN
    ASPM_L12_ENABLE -alias ASPM_L1_2_EN

LW_EP_PCFG_GPU_L1_PM_SS_HEADER -cap LW_EP_PCFG_GPU_L1_PM_SS_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_L1_PM_SUBSTATES_EXT_CAP -domain xve
    CAP_ID -alias ID
        DEFAULT -alias L1_SUBSTATES

LW_EP_PCFG_GPU_LANE_ERROR_STATUS -cap LW_EP_PCFG_GPU_SEC_PCI_EXPRESS_EXT_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_SEC_PCIE_LANE_ERROR_STATUS

LW_EP_PCFG_GPU_LANE_MARGINING_CAP_STATUS_REGISTER -cap LW_EP_PCFG_GPU_LANE_MARGINING_HEADER_CAP_ID_DEFAULT -alias LW_XVE_MARGINING_PORT_CAP_AND_STATUS
    MARGINING_READY -alias MARGINING_RDY
    MARGINING_SOFTWARE_READY -alias MARGINING_SW_RDY
    MARGINING_USES_DRIVER_SOFTWARE -alias USES_DRVR_SW

LW_EP_PCFG_GPU_LANE_MARGINING_HEADER -cap LW_EP_PCFG_GPU_LANE_MARGINING_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_MARGINING_EXT_CAP_HDR -domain xve
    CAP_ID -alias CAPID
        DEFAULT -alias EXT_CAP

LW_EP_PCFG_GPU_LINK_CAPABILITIES -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_LINK_CAPABILITIES
    ASPM_SUPPORT -alias ACTIVE_STATE_LINK_PM_SUPPORT

LW_EP_PCFG_GPU_LINK_CONTROL_STATUS -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_LINK_CONTROL_STATUS
    ASPM_CTRL -alias ACTIVE_STATE_LINK_PM_CONTROL
    LWRRENT_LINK_SPEED -alias LINK_SPEED
        2P5
        5P0
        8P0
        16P0
        32P0

LW_EP_PCFG_GPU_LINK_CONTROL_STATUS_2 -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_LINK_CONTROL_STATUS_2

LW_EP_PCFG_GPU_MARGINING_LANE_CTRL_STATUS_REGISTER 16 -cap LW_EP_PCFG_GPU_LANE_MARGINING_HEADER_CAP_ID_DEFAULT -alias LW_XVE_MARGINING_LANE
    MARGIN_PAYLOAD -alias CTRL_MARGIN_PAYLOAD
    MARGIN_PAYLOAD_STATUS -alias STATUS_MARGIN_PAYLOAD
    MARGIN_TYPE -alias CTRL_MARGIN_TYPE
    MARGIN_TYPE_STATUS -alias STATUS_MARGIN_TYPE
    RECEIVER_NUMBER -alias CTRL_RCVR_NUM
    RECEIVER_NUMBER_STATUS -alias STATUS_RCVR_NUM

LW_EP_PCFG_GPU_MSIX_CAP_HEADER -cap LW_EP_PCFG_GPU_MSIX_CAP_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_MSIX_CAP_HDR -domain xve -virtual_export
    CAP_ID
        DEFAULT -alias MSIX
    ENABLE
        DISABLED
        ENABLED
    TABLE_SIZE

LW_EP_PCFG_GPU_MSIX_CAP_TABLE -cap LW_EP_PCFG_GPU_MSIX_CAP_HEADER_CAP_ID_DEFAULT -alias LW_XVE_MSIX_CAP_TABLE -virtual_export
    BIR
        BAR0

LW_EP_PCFG_GPU_MSI_64_HEADER -cap LW_EP_PCFG_GPU_MSI_64_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_MSI_CTRL -domain xve
    CAP_ID
        DEFAULT -alias MSI

LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER -cap LW_EP_PCFG_GPU_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_PCI_EXPRESS_CAPABILITY -domain xve
    CAP_ID -alias LIST_CAPABILITY_ID
        DEFAULT -alias INIT

LW_EP_PCFG_GPU_PF_RESIZE_BAR_CAP -cap LW_EP_PCFG_GPU_PF_RESIZE_BAR_HEADER_CAP_ID_DEFAULT
    ADV_SIZE
        UPTO_1GB
        UPTO_1TB
        UPTO_2GB
        UPTO_2TB
        UPTO_4GB
        UPTO_4TB
        UPTO_8GB
        UPTO_8TB
        UPTO_16GB
        UPTO_16TB
        UPTO_32GB
        UPTO_32TB
        UPTO_64GB
        UPTO_64MB
        UPTO_64TB
        UPTO_128GB
        UPTO_128MB
        UPTO_128TB
        UPTO_256GB
        UPTO_256MB
        UPTO_512GB
        UPTO_512MB

LW_EP_PCFG_GPU_PF_RESIZE_BAR_CTRL -cap LW_EP_PCFG_GPU_PF_RESIZE_BAR_HEADER_CAP_ID_DEFAULT
    BAR_SIZE
        MAX
        MIN

LW_EP_PCFG_GPU_PF_RESIZE_BAR_HEADER -cap LW_EP_PCFG_GPU_PF_RESIZE_BAR_HEADER_CAP_ID_DEFAULT -domain pcie
    CAP_ID -alias ID
        DEFAULT -alias EXT_CAP

LW_EP_PCFG_GPU_REVISION_ID_AND_CLASSCODE -domain pcie -alias LW_XVE_REV_ID -domain xve

LW_EP_PCFG_GPU_SEC_PCI_EXPRESS_EXT_CAPABILITY_HEADER -cap LW_EP_PCFG_GPU_SEC_PCI_EXPRESS_EXT_CAPABILITY_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_SEC_PCIE_CAP_HDR -domain xve
    CAP_ID -alias ID
        DEFAULT -alias SEC_PCIE

LW_EP_PCFG_GPU_UNCORRECTABLE_ERROR_STATUS -cap LW_EP_PCFG_GPU_AER_HEADER_CAP_ID_DEFAULT -alias LW_XVE_AER_UNCORR_ERR

LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER -cap LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_VENDOR_SPECIFIC_CAPABILITY -domain xve
    CAP_ID -alias LIST_CAPABILITY_ID
        DEFAULT -alias INIT
    FEATURE_MSGBOX
    LIST_LENGTH

LW_EP_PCFG_GPU_VENDOR_SPECIFIC_MSGBOX_COMMAND -cap LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER_CAP_ID_DEFAULT -alias LW_XVE_VENDOR_SPECIFIC_MSGBOX_COMMAND

LW_EP_PCFG_GPU_VENDOR_SPECIFIC_MSGBOX_DATA_IN -cap LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER_CAP_ID_DEFAULT -alias LW_XVE_VENDOR_SPECIFIC_MSGBOX_DATA_IN
    BITS

LW_EP_PCFG_GPU_VENDOR_SPECIFIC_MSGBOX_DATA_OUT -cap LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER_CAP_ID_DEFAULT -alias LW_XVE_VENDOR_SPECIFIC_MSGBOX_DATA_OUT
    BITS

LW_EP_PCFG_GPU_VENDOR_SPECIFIC_MSGBOX_MUTEX -cap LW_EP_PCFG_GPU_VENDOR_SPECIFIC_HEADER_CAP_ID_DEFAULT -alias LW_XVE_VENDOR_SPECIFIC_MSGBOX_MUTEX
    BITS

LW_EP_PCFG_VF_DEVICE_CONTROL_STATUS -cap LW_EP_PCFG_VF_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -alias LW_XVE_VF_PCIE_CAP2
    INITIATE_FN_LVL_RST

LW_EP_PCFG_VF_PCI_EXPRESS_CAPABILITY_HEADER -cap LW_EP_PCFG_VF_PCI_EXPRESS_CAPABILITY_HEADER_CAP_ID_DEFAULT -domain pcie -alias LW_XVE_VF_PCIE_CAP0 -domain xve
    CAP_ID -alias LIST_CAPABILITY_ID
        DEFAULT -alias INIT

LW_FALCON2_GSP_BASE

LW_FALCON2_LWDEC0_BASE

LW_FALCON2_PWR_BASE

LW_FALCON2_SEC_BASE

LW_FALCON_GSP_BASE
    RESET
        FALSE
        TRUE

LW_FALCON_LWDEC0_BASE

LW_FALCON_LWDEC1_BASE

LW_FALCON_LWDEC2_BASE

LW_FALCON_LWDEC_BASE

LW_FALCON_LWENC0_BASE

LW_FALCON_LWENC1_BASE

LW_FALCON_LWENC2_BASE

LW_FALCON_PWR_BASE

LW_FBIO_BIST_CONFIG

LW_FBIO_BIST_CONFIGREG

LW_FBIO_BIST_FBCONFIG

LW_FBIO_BIST_FBCONFIG2

LW_FBIO_BIST_FBCONFIG2_FBPA_x -replace_array x*=LW_FBPA_PRI_STRIDE 24

LW_FBIO_BIST_FBCONFIG_FBPA_x -replace_array x*=LW_FBPA_PRI_STRIDE 24

LW_FBIO_BIST_FBRDQSPATBUF

LW_FBIO_BIST_FBREFCLKCNT

LW_FBIO_BIST_LANE_x_CONFIG -replace_array x=%02u 16

LW_FBIO_BIST_PBUF1_x -replace_array x=%u 48

LW_FBIO_BIST_PRBS_HBM_0

LW_FBIO_BIST_PRBS_HBM_1

LW_FBIO_BIST_PRIV_LEVEL_MASK
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FBIO_BIST_PROTOCOLGEN_0

LW_FBIO_BIST_PROTOCOLGEN_1

LW_FBIO_BIST_PROTOCOLGEN_2

LW_FBIO_BIST_PROTOCOLGEN_3

LW_FBIO_BIST_PROTOCOLGEN_3_FBPA_x -replace_array x*=LW_FBPA_PRI_STRIDE 24

LW_FBPA_PRI_STRIDE

LW_FBP_PRIV_STRIDE

LW_FPF_DEBUGCTRL
    FUSE_SRC_EN
        DISABLE
        ENABLE

LW_FPF_EN_SW_OVERRIDE
    VAL
        DISABLE
        ENABLE

LW_FPF_FUSEADDR
    VLDFLD

LW_FPF_FUSECTRL
    CMD
        IDLE
        READ
        SENSE_CTRL
        WRITE
    FUSE_SENSE_DONE
        NO
        YES
    RWL
        DISABLE
        ENABLE
    STATE
        IDLE

LW_FPF_FUSECTRL_PRIV_LEVEL_MASK
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FPF_FUSERDATA

LW_FPF_FUSEWDATA

LW_FPF_OPT_FIELD_SPARE_FUSES_3
    DATA

LW_FPF_PRIV2INTFC
    START_DATA

LW_FUSE_CRC_STATUS
    H0
        CRC_NOT_PRESENT
    H1
        CRC_NOT_PRESENT

LW_FUSE_CTRL_OPT_C2C -domain fuse
    DATA

LW_FUSE_CTRL_OPT_CE -domain fuse
    DATA

LW_FUSE_CTRL_OPT_CPC_GPC 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_DISPLAY -domain fuse
    DATA

LW_FUSE_CTRL_OPT_DISP_HEAD -domain fuse
    DATA

LW_FUSE_CTRL_OPT_FBIO -domain fuse
    DATA

LW_FUSE_CTRL_OPT_FBIO_SHIFT -domain fuse
    DATA

LW_FUSE_CTRL_OPT_FBIO_SHIFT_OVERRIDE -domain fuse
    DATA

LW_FUSE_CTRL_OPT_FBP -domain fuse
    DATA

LW_FUSE_CTRL_OPT_FBPA -domain fuse
    DATA

LW_FUSE_CTRL_OPT_GPC -domain fuse
    DATA
    IDX 0
        DISABLE
        ENABLE

LW_FUSE_CTRL_OPT_HALF_FBPA -domain fuse
    DATA

LW_FUSE_CTRL_OPT_HALF_LTC -domain fuse
    DATA
        DISABLE
        ENABLE

LW_FUSE_CTRL_OPT_L2SLICE_FBP 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_LTC_FBP 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_LWDEC -domain fuse
    DATA

LW_FUSE_CTRL_OPT_LWENC -domain fuse
    DATA

LW_FUSE_CTRL_OPT_LWJPG -domain fuse
    DATA

LW_FUSE_CTRL_OPT_LWLINK -domain fuse
    DATA

LW_FUSE_CTRL_OPT_OFA -domain fuse
    DATA

LW_FUSE_CTRL_OPT_PCIE_LANE -domain fuse
    DATA

LW_FUSE_CTRL_OPT_PERLINK -domain fuse
    DATA

LW_FUSE_CTRL_OPT_PES_GPC 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_ROP_GPC 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_ROP_L2_FBP 16 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_SPARE_FS -domain fuse
    DATA

LW_FUSE_CTRL_OPT_SYS_PIPE
    DATA

LW_FUSE_CTRL_OPT_TPC_GPC 32 -domain fuse
    DATA

LW_FUSE_CTRL_OPT_ZLWLL_GPC 32 -domain fuse
    DATA

LW_FUSE_CTRL_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FUSE_CTRL_STATUS_PES_GPC 16 -domain fuse
    DATA

LW_FUSE_CTRL_SW_FLOORSWEEP_SAMPLE -domain fuse
    VAL

LW_FUSE_DEBUGCTRL -domain fuse
    PS09_RESET
    PS09_SET
    RWL
        DISABLE
        ENABLE

LW_FUSE_DISABLE_EXTEND_OPT_TPC_GPC 32 -domain fuse
    DATA

LW_FUSE_DISABLE_EXTEND_OPT_TPC_GPC__SIZE_1

LW_FUSE_ECC_STATUS
    H0_PARITY_FAIL
        NO
    H0_UNCORRECTABLE_ERRORS
        NO
    H1_PARITY_FAIL
        NO
    H1_UNCORRECTABLE_ERRORS
        NO
    H2_PARITY_FAIL
        NO
    H2_UNCORRECTABLE_ERRORS
        NO

LW_FUSE_EN_SW_OVERRIDE -domain fuse
    VAL
        DISABLE
        ENABLE

LW_FUSE_FEATURE_OVERRIDE_CTXSW_POISON_ERROR_CONTAINMENT
    DATA
        DISABLED
        ENABLED
    OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_ECC
    DRAM
        DISABLED
        ENABLED
    DRAM_OVERRIDE
        FALSE
        TRUE
    LTC
        DISABLED
        ENABLED
    LTC_OVERRIDE
        FALSE
        TRUE
    SM_CBU
        DISABLED
        ENABLED
    SM_CBU_OVERRIDE
        FALSE
        TRUE
    SM_L1_DATA
        DISABLED
        ENABLED
    SM_L1_DATA_OVERRIDE
        FALSE
        TRUE
    SM_L1_TAG
        DISABLED
        ENABLED
    SM_L1_TAG_OVERRIDE
        FALSE
        TRUE
    SM_LRF
        DISABLED
        ENABLED
    SM_LRF_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_ECC_1
    FECS_FALCON
        DISABLED
        ENABLED
    FECS_FALCON_OVERRIDE
        FALSE
        TRUE
    GCC_L1_5_CACHE
        DISABLED
        ENABLED
    GCC_L1_5_CACHE_OVERRIDE
        FALSE
        TRUE
    GPCCS_FALCON
        DISABLED
        ENABLED
    GPCCS_FALCON_OVERRIDE
        FALSE
        TRUE
    GPCMMU
        DISABLED
        ENABLED
    GPCMMU_OVERRIDE
        FALSE
        TRUE
    HUBMMU
        DISABLED
        ENABLED
    HUBMMU_OVERRIDE
        FALSE
        TRUE
    LTC_L2_DCACHE_TAG
        DISABLED
        ENABLED
    LTC_L2_DCACHE_TAG_OVERRIDE
        FALSE
        TRUE
    PMU_FALCON
        DISABLED
        ENABLED
    PMU_FALCON_OVERRIDE
        FALSE
        TRUE
    SM_L0_ICACHE
        DISABLED
        ENABLED
    SM_L0_ICACHE_OVERRIDE
        FALSE
        TRUE
    SM_L1_ICACHE
        DISABLED
        ENABLED
    SM_L1_ICACHE_OVERRIDE
        FALSE
        TRUE
    SM_L1_MISS_LATENCY_FIFO
        DISABLED
        ENABLED
    SM_L1_MISS_LATENCY_FIFO_OVERRIDE
        FALSE
        TRUE
    SM_PIXRF
        DISABLED
        ENABLED
    SM_PIXRF_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_ECC_2
    LTC_CBC
        DISABLED
        ENABLED
    LTC_CBC_OVERRIDE
        FALSE
        TRUE
    SM_URF
        DISABLED
        ENABLED
    SM_URF_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_GCC_DATA_ERROR_CONTAINMENT
    DATA
        DISABLED
        ENABLED
    OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_MEMQUAL
    GLOBAL_POISON
        DIS
        EN
    GLOBAL_POISON_OVERRIDE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_MEMQUAL_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        DISABLE

LW_FUSE_FEATURE_OVERRIDE_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_FUSE_FEATURE_OVERRIDE_QUADRO
    SM_TTU
        DISABLED
        ENABLED
    SM_TTU_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_SM_INTERNAL_ERROR_CONTAINMENT
    DATA
        DISABLED
        ENABLED
    OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_SM_SPEED_SELECT
    DP
        FULL_SPEED
        REDUCED_SPEED
    DP_OVERRIDE
        FALSE
        TRUE
    FFMA
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    FFMA_OVERRIDE
        FALSE
        TRUE
    FMLA16
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    FMLA16_OVERRIDE
        FALSE
        TRUE
    FMLA32
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    FMLA32_OVERRIDE
        FALSE
        TRUE
    IMLA0
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA0_OVERRIDE
        FALSE
        TRUE
    IMLA1
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA1_OVERRIDE
        FALSE
        TRUE
    IMLA2
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA2_OVERRIDE
        FALSE
        TRUE
    IMLA3
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA3_OVERRIDE
        FALSE
        TRUE
    IMLA4
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA4_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_OVERRIDE_SM_SPEED_SELECT_1
    IMLA4
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA4_OVERRIDE
        FALSE
        TRUE

LW_FUSE_FEATURE_READOUT
    QUADRO_SM_TTU
        DISABLED
        ENABLED

LW_FUSE_FEATURE_READOUT_1
    SM_SPEED_SELECT_DP
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_FFMA
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_FMLA16
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_FMLA32
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA0
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA1
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA2
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA3
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA4
        FULL_SPEED
        REDUCED_SPEED

LW_FUSE_FEATURE_READOUT_2
    ROW_REMAPPER
        ENABLED

LW_FUSE_FEATURE_READOUT_3
    MEMQUAL_GLOBAL_POISON
        EN

LW_FUSE_FEATURE_READOUT_5
    CTXSW_POISON_ERROR_CONTAINMENT
        DISABLED
        ENABLED
    GCC_DATA_ERROR_CONTAINMENT
        DISABLED
        ENABLED
    SM_INTERNAL_ERROR_CONTAINMENT
        DISABLED
        ENABLED

LW_FUSE_FLOORSWEEP_PRIV_LEVEL_MASK -domain fuse
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FUSE_FUSEADDR -domain fuse
    VLDFLD

LW_FUSE_FUSECTRL -domain fuse
    BURN_AND_CHECK
        DISABLE
        ENABLE
    BURN_AND_CHECK_STATUS
        FAIL
        PASS
    CMD
        IDLE
        READ
        SENSE_CTRL
        WRITE
    FUSE_SENSE_DONE
        NO
        YES
    RWL
        DISABLE
        ENABLE
    STATE
        IDLE

LW_FUSE_FUSECTRL_PRIV_LEVEL_MASK -domain fuse
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION_LEVEL0
        DISABLE
        ENABLE
    WRITE_PROTECTION_LEVEL1
        DISABLE
        ENABLE
    WRITE_PROTECTION_LEVEL2
        DISABLE
        ENABLE

LW_FUSE_FUSERDATA -domain fuse

LW_FUSE_FUSETIME_PGM2 -domain fuse
    TWIDTH_PGM

LW_FUSE_FUSEWDATA -domain fuse

LW_FUSE_IDDQINFO_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    READ_PROTECTION_LEVEL0
        DISABLE
        ENABLE

LW_FUSE_IFF_RECORD -domain fuse
    LAST
    START

LW_FUSE_IFF_SW_FUSING -domain fuse
    VAL
        DISABLE
        ENABLE

LW_FUSE_KAPPAINFO_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION_LEVEL0
        DISABLE
        ENABLE

LW_FUSE_KFUSE_DEBUG
    KEYSREAD_EN

LW_FUSE_KFUSE_ERRCOUNT
    ERR_1
    ERR_2
    ERR_3
    ERR_FATAL

LW_FUSE_KFUSE_FUSEADDR
    ADDR

LW_FUSE_KFUSE_FUSECTRL
    CMD
        IDLE
        READ
        WRITE

LW_FUSE_KFUSE_FUSERDATA

LW_FUSE_KFUSE_FUSEWDATA

LW_FUSE_KFUSE_KEYADDR
    AUTOINC

LW_FUSE_KFUSE_KEYS

LW_FUSE_KFUSE_STATE
    CRCPASS
    DONE
    RESET
    RESTART

LW_FUSE_OPT_3GIO_PADCFG_LUT_ADR_R3_0 -domain fuse

LW_FUSE_OPT_3GIO_PADCFG_LUT_ADR_R3_1 -domain fuse

LW_FUSE_OPT_ADC_CAL_FUSE_REV -domain fuse
    DATA

LW_FUSE_OPT_ADC_CAL_SENSE -domain fuse
    DIFFERENTIAL_GAIN_CALIBRATION_DATA
    DIFFERENTIAL_OFFSET_CALIBRATION_DATA
    VCM_COARSE_CALIBRATION_DATA
    VCM_OFFSET_CALIBRATION_DATA

LW_FUSE_OPT_ADC_CAL_SENSE_DELTA -domain fuse
    DATA
        INIT

LW_FUSE_OPT_BAR1_SIZE -domain fuse

LW_FUSE_OPT_BOARD_FBP_DISABLE -domain fuse

LW_FUSE_OPT_BOARD_GPC_DISABLE -domain fuse

LW_FUSE_OPT_C2C_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_CE_DISABLE -domain fuse

LW_FUSE_OPT_CPC_DISABLE -domain fuse

LW_FUSE_OPT_LWST_ATE_REV -domain fuse
    DATA

LW_FUSE_OPT_DISPLAY -domain fuse
    DATA

LW_FUSE_OPT_DISPLAY_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_DISP_HEAD_DISABLE -domain fuse

LW_FUSE_OPT_DRAM_TYPE
    DATA
        DISABLE

LW_FUSE_OPT_ECC_EN -domain fuse
    DATA
        INIT

LW_FUSE_OPT_FAB_CODE
    DATA

LW_FUSE_OPT_FBIO_DEFECTIVE -domain fuse
    DATA

LW_FUSE_OPT_FBIO_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_FBIO_SHIFT -domain fuse

LW_FUSE_OPT_FBPA_DISABLE -domain fuse

LW_FUSE_OPT_FBP_DEFECTIVE -domain fuse
    DATA

LW_FUSE_OPT_FBP_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_FPF_FIELD_SPARE_FUSES_0 -domain fuse

LW_FUSE_OPT_FPF_FIELD_SPARE_FUSES_2 -domain fuse

LW_FUSE_OPT_FPF_LWDEC_UCODE2_VERSION -domain fuse

LW_FUSE_OPT_FPF_LWDEC_UCODE4_VERSION -domain fuse

LW_FUSE_OPT_FPF_UCODE_GFW_REV -domain fuse

LW_FUSE_OPT_FPF_UCODE_LWDEC_REV -domain fuse

LW_FUSE_OPT_FPF_UCODE_ROM_FLASH_REV -domain fuse

LW_FUSE_OPT_FUSE_FILE_VERSION -domain fuse
    DATA

LW_FUSE_OPT_GLOBAL_POISON_DIS -domain fuse
    DATA
        NO
        YES

LW_FUSE_OPT_GPCRR_ENABLE -domain fuse

LW_FUSE_OPT_GPC_DEFECTIVE -domain fuse

LW_FUSE_OPT_GPC_DISABLE -domain fuse

LW_FUSE_OPT_GPC_HT_TSOSC_CAL_RAW_COUNT_3 -domain fuse

LW_FUSE_OPT_GPC_TS_DIS_MASK_0
    DATA

LW_FUSE_OPT_GPC_TS_DIS_MASK_1
    DATA

LW_FUSE_OPT_HALF_FBPA_ENABLE -domain fuse

LW_FUSE_OPT_HALF_LTC_ENABLE -domain fuse

LW_FUSE_OPT_HDA_LPBK_DISABLE -domain fuse
    DATA
        YES

LW_FUSE_OPT_HDCP_EN -domain fuse

LW_FUSE_OPT_I2CS_ADDR_SEL -domain fuse
    DATA

LW_FUSE_OPT_IDDQ -domain fuse
    DATA

LW_FUSE_OPT_IDDQ_CP -domain fuse
    DATA

LW_FUSE_OPT_IDDQ_REV -domain fuse
    DATA

LW_FUSE_OPT_IDDQ_VALID -domain fuse

LW_FUSE_OPT_INT_TS_A -domain fuse
    DATA
        INIT

LW_FUSE_OPT_INT_TS_B -domain fuse
    DATA
        INIT

LW_FUSE_OPT_IST_DISABLE
    DATA
        YES

LW_FUSE_OPT_KAPPA_INFO -domain fuse
    DATA

LW_FUSE_OPT_L2SLICE_FBPx_DISABLE -replace_array x=%u 12 -domain fuse

LW_FUSE_OPT_LOT_CODE_0
    DATA

LW_FUSE_OPT_LOT_CODE_1
    DATA

LW_FUSE_OPT_LTC_DISABLE -domain fuse

LW_FUSE_OPT_MCHIP_EN -domain fuse

LW_FUSE_OPT_MSDEC_DISABLE -domain fuse
    DATA
        INIT

LW_FUSE_OPT_MSENC_DISABLE -domain fuse
    DATA
        INIT

LW_FUSE_OPT_MSVLD_SEC_DISABLE -domain fuse

LW_FUSE_OPT_LWDEC_DEFECTIVE -domain fuse

LW_FUSE_OPT_LWDEC_DISABLE -domain fuse

LW_FUSE_OPT_LWENC_DISABLE -domain fuse

LW_FUSE_OPT_LWJPG_DEFECTIVE -domain fuse
    DATA

LW_FUSE_OPT_LWJPG_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_LWLINK_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_LWL_TS_DIS_MASK
    DATA

LW_FUSE_OPT_OFA_DEFECTIVE -domain fuse

LW_FUSE_OPT_OFA_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_OPENGL_EN -domain fuse
    DATA
        INIT

LW_FUSE_OPT_OPS_RESERVED
    DATA

LW_FUSE_OPT_PCIE_LANE_DISABLE -domain fuse

LW_FUSE_OPT_PCIE_MAGIC_BITS_D -domain fuse
    DATA

LW_FUSE_OPT_PDELAY -domain fuse
    DATA

LW_FUSE_OPT_PDELAY_VALID -domain fuse

LW_FUSE_OPT_PDI_0 -domain fuse
LW_FUSE_OPT_PDI_1 -domain fuse

LW_FUSE_OPT_PERLINK_DEFECTIVE -domain fuse
    DATA

LW_FUSE_OPT_PERLINK_DISABLE -domain fuse
    DATA

LW_FUSE_OPT_PES_DEFECTIVE -domain fuse

LW_FUSE_OPT_PES_DISABLE -domain fuse

LW_FUSE_OPT_PES_GPCx_DEFECTIVE -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_PES_GPCx_DISABLE -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_PES_GPCx_RECONFIG -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_PEX_PLL_EN_TERM100 -domain fuse
    DATA
        YES

LW_FUSE_OPT_PGOB -domain fuse
    DATA
        INIT

LW_FUSE_OPT_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    READ_PROTECTION_LEVEL0
        DISABLE
        ENABLE
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FUSE_OPT_PRIV_PDI_0 -domain fuse
LW_FUSE_OPT_PRIV_PDI_1 -domain fuse

LW_FUSE_OPT_PRIV_SEC_EN -domain fuse
    DATA
        YES

LW_FUSE_OPT_ROP_DISABLE -domain fuse

LW_FUSE_OPT_ROP_L2_DEFECTIVE -domain fuse

LW_FUSE_OPT_ROP_L2_DISABLE -domain fuse

LW_FUSE_OPT_SELWRE_FUSE_CTRL_WR_SELWRE
    DATA
        ENABLE

LW_FUSE_OPT_SELWRE_FUSE_WDATA_WR_SELWRE
    DATA
       ENABLE

LW_FUSE_OPT_SELWRE_HOST2JTAG_STANDARD_MODE
    DATA
        DISABLE
        ENABLE

LW_FUSE_OPT_SELWRE_IFF_CRC_CHECK

LW_FUSE_OPT_SELWRE_PMU_DEBUG_DIS -domain fuse
    DATA
        NO
        YES

LW_FUSE_OPT_SELWRE_SECENGINE_DEBUG_DIS -domain fuse
    DATA
        NO
        YES

LW_FUSE_OPT_SEC_DEBUG_EN -domain fuse
    DATA
        YES

LW_FUSE_OPT_SKU_ID -domain fuse
    DATA

LW_FUSE_OPT_SLT_DONE -domain fuse
    DATA

LW_FUSE_OPT_SLT_REV -domain fuse

LW_FUSE_OPT_SM_TTU_EN -domain fuse
    DATA

LW_FUSE_OPT_SPARE_FS -domain fuse

LW_FUSE_OPT_SPEEDO0 -domain fuse
    DATA

LW_FUSE_OPT_SPEEDO0_REV -domain fuse
    DATA

LW_FUSE_OPT_SPEEDO1 -domain fuse
    DATA

LW_FUSE_OPT_SPEEDO2 -domain fuse
    DATA

LW_FUSE_OPT_SPEEDO_REV -domain fuse
    DATA

LW_FUSE_OPT_SRAM_VMIN_BIN -domain fuse

LW_FUSE_OPT_SUBREVISION -domain fuse

LW_FUSE_OPT_SYS_PIPE_DEFECTIVE  -domain fuse
    DATA

LW_FUSE_OPT_SYS_PIPE_DISABLE  -domain fuse
    DATA

LW_FUSE_OPT_SYS_TS_DIS_MASK
    DATA

LW_FUSE_OPT_TMDS_VOLT_CTRL_CYA0 -domain fuse
    DATA

LW_FUSE_OPT_TPC_DISABLE -domain fuse

LW_FUSE_OPT_TPC_GPCx_DEFECTIVE -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_TPC_GPCx_DISABLE -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_TPC_GPCx_RECONFIG -replace_array x=%u 16 -domain fuse

LW_FUSE_OPT_TS_DIS_MASK
    DATA

LW_FUSE_OPT_VENDOR_CODE
    DATA

LW_FUSE_OPT_WAFER_ID
    DATA

LW_FUSE_OPT_X_COORDINATE
    DATA

LW_FUSE_OPT_Y_COORDINATE
    DATA

LW_FUSE_OPT_ZLWLL_DISABLE -domain fuse

LW_FUSE_PRIV2INTFC -domain fuse
    SKIP_RECORDS_DATA
    START_DATA

LW_FUSE_SELWRITY_MONITOR -domain fuse
    POD_STATUS
        FAULT
    SCPM_STATUS
        FAULT

LW_FUSE_SELWRITY_MONITOR_POD_CTRL -domain fuse
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_FUSE_SELWRITY_MONITOR_SCPM_CTRL -domain fuse
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_FUSE_SELWRITY_MONITOR_SCPM_MON -domain fuse

LW_FUSE_SPARE_BIT_20 -domain fuse
LW_FUSE_SPARE_BIT_21 -domain fuse
LW_FUSE_SPARE_BIT_22 -domain fuse
LW_FUSE_SPARE_BIT_23 -domain fuse
LW_FUSE_SPARE_BIT_24 -domain fuse
LW_FUSE_SPARE_BIT_25 -domain fuse
LW_FUSE_SPARE_BIT_26 -domain fuse
LW_FUSE_SPARE_BIT_27 -domain fuse
LW_FUSE_SPARE_BIT_28 -domain fuse
LW_FUSE_SPARE_BIT_29 -domain fuse
LW_FUSE_SPARE_BIT_30 -domain fuse
LW_FUSE_SPARE_BIT_31 -domain fuse
LW_FUSE_SPARE_BIT_40 -domain fuse
LW_FUSE_SPARE_BIT_41 -domain fuse
LW_FUSE_SPARE_BIT_42 -domain fuse
LW_FUSE_SPARE_BIT_43 -domain fuse
LW_FUSE_SPARE_BIT_44 -domain fuse
LW_FUSE_SPARE_BIT_45 -domain fuse
LW_FUSE_SPARE_BIT_46 -domain fuse
LW_FUSE_SPARE_BIT_x -replace_array x=%u 92 -domain fuse

LW_FUSE_SPEEDOINFO_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        LEVEL2_ENABLED_FUSE1
    READ_PROTECTION_LEVEL0
        DISABLE
        ENABLE

LW_FUSE_SRAM_VMIN_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        LEVEL2_ENABLED_FUSE1

LW_FUSE_STATUS_OPT_C2C -domain fuse
    DATA

LW_FUSE_STATUS_OPT_CE -domain fuse
    DATA

LW_FUSE_STATUS_OPT_CPC_GPC 16 -domain fuse
    DATA

LW_FUSE_STATUS_OPT_DISPLAY -domain fuse
    DATA
        DISABLE
        ENABLE

LW_FUSE_STATUS_OPT_FBIO -domain fuse

LW_FUSE_STATUS_OPT_FBIO_SHIFT -domain fuse
    DATA

LW_FUSE_STATUS_OPT_FBP -domain fuse

LW_FUSE_STATUS_OPT_FBPA -domain fuse

LW_FUSE_STATUS_OPT_GC6_ISLAND -domain fuse

LW_FUSE_STATUS_OPT_GPC -domain fuse

LW_FUSE_STATUS_OPT_HALF_FBPA -domain fuse
    DATA

LW_FUSE_STATUS_OPT_HALF_LTC -domain fuse

LW_FUSE_STATUS_OPT_L2SLICE_FBP 16 -domain fuse

LW_FUSE_STATUS_OPT_LTC_FBP 16 -domain fuse

LW_FUSE_STATUS_OPT_LWDEC -domain fuse
    DATA

LW_FUSE_STATUS_OPT_LWENC -domain fuse
    DATA
    IDX 0
        DISABLE
        ENABLE

LW_FUSE_STATUS_OPT_LWJPG -domain fuse
    DATA

LW_FUSE_STATUS_OPT_LWLINK -domain fuse
    DATA

LW_FUSE_STATUS_OPT_OFA -domain fuse
    DATA

LW_FUSE_STATUS_OPT_PCIE_LANE -domain fuse
    DATA

LW_FUSE_STATUS_OPT_PERLINK -domain fuse
    DATA

LW_FUSE_STATUS_OPT_PES_GPC 16 -domain fuse

LW_FUSE_STATUS_OPT_PRIV_SEC_EN -domain fuse

LW_FUSE_STATUS_OPT_ROP_GPC 16 -domain fuse

LW_FUSE_STATUS_OPT_ROP_L2_FBP 16 -domain fuse

LW_FUSE_STATUS_OPT_SPARE_FS -domain fuse
    DATA

LW_FUSE_STATUS_OPT_SYS_PIPE
    DATA

LW_FUSE_STATUS_OPT_TPC_GPC 32 -domain fuse

LW_FUSE_STATUS_OPT_ZLWLL_GPC 32 -domain fuse

LW_FUSE_TPC_FLOORSWEEP_PRIV_LEVEL_MASK -domain fuse
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_FUSE_WDATA_PRIV_LEVEL_MASK -domain fuse
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION_LEVEL0
        DISABLE
        ENABLE
    WRITE_PROTECTION_LEVEL1
        DISABLE
        ENABLE
    WRITE_PROTECTION_LEVEL2
        DISABLE

LW_GFW_SOE_BOOT
    PROGRESS
        COMPLETED
    VALIDATION_STATUS
        IN_PROGRESS
        PASS_TRUSTED

LW_GFW_SOE_EXIT_AND_HALT
    REQUESTED
        YES

LW_GPC_PRIV_STRIDE

LW_GPC_PRI_STRIDE

LW_GPIO_OUTPUT_CNTL 40
    IO_INPUT
    IO_OUTPUT
    IO_OUT_EN
        NO
        YES
    SEL
        VID_PWM
        VID_PWM_1
        VID_PWM_2
        VID_PWM_3

LW_GPIO_OUTPUT_CNTL__SIZE_1

LW_INGRESS_ERR_CONTAIN_EN_0 -domain nport
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_INGRESS_ERR_CORRECTABLE_REPORT_EN_0 -domain nport
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_INGRESS_ERR_ECC_CTRL -domain nport
    NCISOC_PARITY_ENABLE
        DISABLE
        ENABLE

LW_INGRESS_ERR_FATAL_REPORT_EN_0 -domain nport
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_INGRESS_ERR_HEADER_LOG_0 -domain nport

LW_INGRESS_ERR_HEADER_LOG_1 -domain nport

LW_INGRESS_ERR_HEADER_LOG_2 -domain nport

LW_INGRESS_ERR_HEADER_LOG_3 -domain nport

LW_INGRESS_ERR_HEADER_LOG_4 -domain nport

LW_INGRESS_ERR_HEADER_LOG_5 -domain nport

LW_INGRESS_ERR_HEADER_LOG_6 -domain nport

LW_INGRESS_ERR_HEADER_LOG_7 -domain nport

LW_INGRESS_ERR_HEADER_LOG_8 -domain nport

LW_INGRESS_ERR_HEADER_LOG_9 -domain nport

LW_INGRESS_ERR_HEADER_LOG_10 -domain nport

LW_INGRESS_ERR_LOG_EN_0 -domain nport
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_INGRESS_ERR_NON_FATAL_REPORT_EN_0 -domain nport
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_INGRESS_ERR_STATUS_0 -domain nport
    NCISOC_PARITY_ERR
        NONE

LW_IOBAR_CNTRL0
    ACCESS_ID
        VAL
    ENABLE
        OFF
        ON

LW_IOBAR_CNTRL1
    RSVD0
        DEFAULT
    TRIG_MODE
        OFF
        ON

LW_IOBAR_PRIV_DATA
    VALUE
        DEFAULT

LW_IOBAR_PRIV_INDEX
    VALUE
        DEFAULT

LW_IOCTRLMIF_RX_ERR_STATUS_0
    RXRAMDATAPARITYERR
    RXRAMHDRPARITYERR

LW_IOCTRLMIF_TX_ERR_STATUS_0
    TXRAMDATAPARITYERR
    TXRAMHDRPARITYERR

LW_IOCTRL_RESET
    LINKRESET

LW_ISM_AGING
    COUNT
        INIT
    EN
        INIT
    IDDQ
        INIT
        OFF
        ON
    JTAG_OVERRIDE
        INIT
    LOCAL_DURATION
        INIT
    MODE
        INIT
    NACT_SEL
        INIT
    OUTPUT_CLAMP
        INIT
    OUT_DIV
        INIT
    PACT_SEL
        INIT
    READY
        INIT
    SRC_CLK_SEL
        INIT
    SRC_SEL
        INIT

LW_ISM_AGING_V1
    COUNT
    EN
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    MODE
    NACT_SEL
    OUT_DIV
    PACT_SEL
    READY
    SRC_CLK_SEL
    SRC_SEL
LW_ISM_AGING_V1_WIDTH

LW_ISM_AGING_V2
    COUNT
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    MODE
    NACT_SEL
    OUT_DIV
    PACT_SEL
    READY
    SRC_CLK_SEL
    SRC_SEL
LW_ISM_AGING_V2_WIDTH

LW_ISM_AGING_V3
    COUNT
    DCD_COUNT
    DCD_COUNT_HIGH
    DCD_COUNT_LOW
    EN
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    MODE
    NACT_SEL
    OUT_DIV
    PACT_SEL
    READY
    SRC_CLK_SEL
    SRC_SEL
LW_ISM_AGING_V3_WIDTH

LW_ISM_AGING_V4
    COUNT
    DCD_COUNT
    DCD_COUNT_HIGH
    DCD_COUNT_LOW
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    MODE
    NACT_SEL
    OUT_DIV
    PACT_SEL
    READY
    SRC_CLK_SEL
    SRC_SEL
LW_ISM_AGING_V4_WIDTH
LW_ISM_AGING_WIDTH

LW_ISM_CPM
    CAPTURE_SKEW
    EN
    IDDQ
        OFF
        ON
    LAUNCH_SKEW
    MASK_EDGE
    MASK_EN
    MASK_ID
    MISC_OUT
    OR_TREE_OUT
    PATH_TIMING_STATUS0
    PATH_TIMING_STATUS1
    PATH_TIMING_STATUS2
    RESET_FUNC
    RESET_MASK
    RESET_PATH
    SPARE_IN
    TUNE_DELAY

LW_ISM_CPM_V1
    CALIBRATION_MODE_SEL
    CAPTURE_SKEW
    EN
    GARY_CNT_OUT
    GARY_CNT_OUT_HIGH
    GARY_CNT_OUT_LOW
    IDDQ
        OFF
        ON
    LAUNCH_SKEW
    MASK_EDGE
    MASK_EN
    MASK_ID
    MISC_OUT
    OR_TREE_OUT
    PATH_TIMING_STATUS0
    PATH_TIMING_STATUS1
    PATH_TIMING_STATUS2
    PG_DIS
    RESET_FUNC
    RESET_MASK
    RESET_PATH
    SPARE_IN
    SYNTH_PATH_CONFIG

LW_ISM_CPM_V1_WIDTH

LW_ISM_CPM_V2
    GRAY_COUNT
    HARD_MACRO_CTRL
    HARD_MACRO_CTRL_HIGH
    HARD_MACRO_CTRL_LOW
    HARD_MACRO_CTRL_OVERRIDE
    INSTANCE_ID
    INSTANCE_ID_OVERRIDE
    MACRO_FAILURE_COUNT
    MISC_OUT
    PATH_TIMING_STATUS
    SAMPLING_PERIOD
    SKEW_CHAR_EN
    SPARE_IN
LW_ISM_CPM_V2_WIDTH

LW_ISM_CPM_V3
    GRAY_COUNT
    HARD_MACRO_CTRL
    HARD_MACRO_CTRL_OVERRIDE
    INSTANCE_ID
    INSTANCE_ID_OVERRIDE
    MACRO_FAILURE_COUNT
    MISC_OUT
    PATH_TIMING_STATUS
    PATH_TIMING_STATUS_HIGH
    PATH_TIMING_STATUS_LOW
    SAMPLING_PERIOD
    SKEW_CHAR_EN
    SPARE_IN
LW_ISM_CPM_V3_WIDTH

LW_ISM_CPM_V4
   GRAY_COUNT
   HARD_MACRO_CTRL
   HARD_MACRO_CTRL_OVERRIDE
   INSTANCE_ID
   INSTANCE_ID_OVERRIDE
   MACRO_FAILURE_COUNT
   MISC_OUT
   PATH_TIMING_STATUS
   PATH_TIMING_STATUS_HIGH
   PATH_TIMING_STATUS_LOW
   PG_EN
   PG_EN_OVERRIDE
   SAMPLING_PERIOD
   SKEW_CHAR_EN
   SPARE_IN
LW_ISM_CPM_V4_WIDTH

LW_ISM_CPM_V5
   CONFIG_DATA
   DATATYPE_ID
   DATA_VALID
   EN
   GRAY_COUNT
   INSTANCE_ID
   MACRO_FAILURE_COUNT
   MISC_OUT
   MISC_OUT_HIGH
   MISC_OUT_LOW
   PATH_TIMING_STATUS
   RESET_FUNC
   RESET_PATH
   SAMPLING_PERIOD
   SKEW_CHAR_EN
   SPARE_IN
LW_ISM_CPM_V5_WIDTH

LW_ISM_CPM_V6
   GRAY_COUNT
   HARD_MACRO_CTRL
   HARD_MACRO_CTRL_OVERRIDE
   INSTANCE_ID
   INSTANCE_ID_OVERRIDE
   MACRO_FAILURE_COUNT
   MISC_OUT
   PATH_TIMING_STATUS
   PATH_TIMING_STATUS_HIGH
   PATH_TIMING_STATUS_LOW
   SAMPLING_PERIOD
   SKEW_CHAR_EN
   SPARE_IN
LW_ISM_CPM_V6_WIDTH
LW_ISM_CPM_WIDTH

LW_ISM_CTRL
    DELAY
        INIT
    DONE
        INIT
    DURATION
        INIT
    ENABLE
        INIT
    TRIGGER_SRC
        NOW
        OFF
        PMM
        PRI

LW_ISM_CTRL2
    DELAY
        INIT
    DONE
        INIT
    DURATION
        INIT
    ENABLE
        INIT
    HALT_MODE
        INIT
    LOOP_MODE
        INIT
    TRIGGER_SRC
        NOW
        OFF
        PMM
        PRI
LW_ISM_CTRL2_WIDTH

LW_ISM_CTRL3
    CTRL_SRC_SEL
        INIT
    DELAY
        INIT
    DONE
        INIT
    DURATION
        INIT
    ENABLE
        INIT
    HALT_MODE
        INIT
    LOOP_MODE
        INIT
    TRIGGER_SRC
        NOW
        OFF
        PMM
        PRI
LW_ISM_CTRL3_WIDTH

LW_ISM_CTRL4
    CTRL_CLAMP_OUT
    CTRL_SRC_SEL
    DELAY
    DONE
    DURATION
    ENABLE
    HALT_MODE
    LOOP_MODE
    TRIGGER_SRC
        NOW
        OFF
        PMM
        PRI
LW_ISM_CTRL4_WIDTH

LW_ISM_CTRL_WIDTH

LW_ISM_LWRRENT_SINK_V1
   LWRRENT_OFF
   LWRRENT_SEL
   SEL_DBG
LW_ISM_LWRRENT_SINK_V1_WIDTH

LW_ISM_HOLD
    FAULT
    GO
    MISMATCH_FOUND
    MISMATCH_READY
    MODE
        AUTO
        OSC
    MODE_CLOCK
        DOUBLE
        SINGLE
    MODE_MANUAL_DEBUG
    MODE_SEL
    OSC_COUNT_STATE
    OSC_MODE_CLK_COUNT
    READY
    SLEEP
    STATE
    STOP
    T1_OSC_CNT_HIGH
    T1_OSC_CNT_LOW
    T1_READING
    T1_VALUE
    T2_OSC_CNT
    T2_READING
    T2_VALUE
    TABLE_ENTRY_VALID
    WRITE_MODE
    WRITE_OSC_MODE_CLK_COUNT
LW_ISM_HOLD_WIDTH

LW_ISM_IMON
    ANALOG_SEL
    COUNT
    EN
    IDDQ
    JTAG_OVERRIDE
    LOCAL_DURATION
    OUT_DIV
    READY
    SRC_SEL

LW_ISM_IMON_V2
    ANALOG_SEL
    COUNT
    EN
    IDDQ
    JTAG_OVERRIDE
    LOCAL_DURATION
    OUT_DIV
    READY
    SPARE_IN
    SPARE_OUT
    SRC_SEL

LW_ISM_IMON_V2_WIDTH
LW_ISM_IMON_WIDTH

LW_ISM_MINI_1CLK
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    SRC_SEL
        DUTY_CYL_MEAS_HIGH_MODE
        DUTY_CYL_MEAS_LOW_MODE
        NM_MODE0
        NM_MODE1
        NM_MODE2
        NM_MODE3
        NM_MODE4
        VOL_BEACON_MODE

LW_ISM_MINI_1CLK_DBG
    CLMP_DEBUG_CLKOUT
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    SRC_SEL
LW_ISM_MINI_1CLK_DBG_WIDTH

LW_ISM_MINI_1CLK_NO_EXT_RO
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    SRC_SEL

LW_ISM_MINI_1CLK_NO_EXT_RO_DBG
    CLMP_DEBUG_CLKOUT
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    SRC_SEL
LW_ISM_MINI_1CLK_NO_EXT_RO_DBG_WIDTH
LW_ISM_MINI_1CLK_NO_EXT_RO_WIDTH

LW_ISM_MINI_1CLK_WIDTH

LW_ISM_MINI_2CLK
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    REFCLK_SEL
    SRC_SEL

LW_ISM_MINI_2CLK_DBG
    CLMP_DEBUG_CLKOUT
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    REFCLK_SEL
    SRC_SEL

LW_ISM_MINI_2CLK_DBG_V2
    CLMP_DEBUG_CLKOUT
        INIT
    COUNT
        INIT
    FINIT
        INIT
    HOLD_ENABLE
        INIT
    HOLD_MISMATCH_FLOP
        INIT
    HOLD_SEL
        INIT
    HOLD_SEL_CAPTURE
        INIT
    HOLD_SEL_LAUNCH
        INIT
    HOLD_SW_DISABLE_MISMATCH1
        INIT
    IDDQ
        OFF
        ON
    INIT
        INIT
    MODE
        INIT
    OUT_DIV
        INIT
    REFCLK_SEL
        INIT
    SRC_SEL
        INIT

LW_ISM_MINI_2CLK_DBG_V2_WIDTH

LW_ISM_MINI_2CLK_DBG_V3
    COUNT
    FINIT
    HOLD_ENABLE
    HOLD_MISMATCH_FLOP
    HOLD_SEL
    HOLD_SEL_CAPTURE
    HOLD_SEL_LAUNCH
    HOLD_SW_DISABLE_MISMATCH1
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    REFCLK_SEL
    SRC_SEL
LW_ISM_MINI_2CLK_DBG_V3_WIDTH

LW_ISM_MINI_2CLK_DBG_WIDTH

LW_ISM_MINI_2CLK_NO_EXT_RO
    COUNT
    FINIT
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    REFCLK_SEL
    SRC_SEL
LW_ISM_MINI_2CLK_NO_EXT_RO_WIDTH

LW_ISM_MINI_2CLK_V2
    COUNT
    FINIT
    HOLD_ENABLE
    HOLD_MISMATCH_FLOP
    HOLD_SEL
    HOLD_SEL_CAPTURE
    HOLD_SEL_LAUNCH
    HOLD_SW_DISABLE_MISMATCH1
    IDDQ
        OFF
        ON
    INIT
    MODE
    OUT_DIV
    REFCLK_SEL
    SRC_SEL
LW_ISM_MINI_2CLK_V2_WIDTH

LW_ISM_MINI_2CLK_WIDTH

LW_ISM_NMEAS
    CNT_OUT
    CNT_OUT_HI
    CNT_OUT_LOW
    EN
    JTAG_OVERWRITE
    MEAS
    MODE
    OUTPUT_CLAMP
    OUT_SEL
    READY
    TAP
    TAP_DELAY
    TAP_SEL
    THRESHOLD
    TRIMINIT
    TRIMINIT_COARSE
    TRIMINIT_FINE
    WIN_LEN

LW_ISM_NMEAS3
    CNT_OUT
    CNT_OUT_HI
        INIT
    CNT_OUT_LOW
    EN
        INIT
    FD_UPDATE_OFF
        INIT
    HM_AVG_WIN
        INIT
    HM_DIV
        INIT
    HM_FINE_DELAY_SEL
        INIT
    HM_OUT
        INIT
    HM_TAP_DELAY_SEL
        INIT
    HM_TAP_SEL
        INIT
    HM_TRIM
        INIT
    JTAG_OVERWRITE
        INIT
    LOCK_POINT
        INIT
    MODE
        INIT
    OUTPUT_CLAMP
        INIT
    OUT_SEL
        INIT
    READY
        INIT
    SAT_ON
        INIT
    THRESHOLD
        INIT
    WIN_LEN
        INIT
LW_ISM_NMEAS3_WIDTH

LW_ISM_NMEAS4
    AVG_WIN
        INIT
    CLK_SEL
        INIT
    CNT_OUT
    CNT_OUT_HI
        INIT
    CNT_OUT_LOW
    DEBUG
        INIT
    DIV
        INIT
    EN
        INIT
    HM_OUT0
        INIT
    HM_OUT1
    HM_OUT1_HI
        INIT
    HM_OUT1_LOW
    JTAG_OVERWRITE
        INIT
    LOCK_POINT
        INIT
    MODE
        INIT
    OUT_SEL
        INIT
    READY
        INIT
    SAT_ON
        INIT
    SPARE_IN
        INIT
    SPARE_OUT
        INIT
    TAP_SEL
        INIT
    THRESHOLD
        INIT
    TRIM
        INIT
    WIN_LEN
        INIT
LW_ISM_NMEAS4_WIDTH

LW_ISM_NMEAS_LITE_V1
    COUNT
    DIV
    DIV_CLK_IN
    FIXED_DLY_SEL
    IDDQ
    MODE
    NM_TAP
    NM_TRIM
    SEL
LW_ISM_NMEAS_LITE_V1_WIDTH

LW_ISM_NMEAS_LITE_V2
    COUNT
    DIV
    DIV_CLK_IN
    FIXED_DLY_SEL
    IDDQ
    MODE
    NM_TAP
    NM_TRIM
    REFCLK_SEL
    SEL
LW_ISM_NMEAS_LITE_V2_WIDTH

LW_ISM_NMEAS_LITE_V3
    CLK_SEL
    COUNTER_CLEAR
    COUNTER_DIRECTION
    COUNTER_ENABLE
    COUNTER_OFFSET
    COUNTER_TO_READ
    COUNT_HI
    COUNT_LOW
    DIV
    DIV_CLK_IN
    ERROR_ENABLE
    ERROR_OUT
    FIXED_DLY_SEL
    IDDQ
    JTAG_OVERRIDE
    MNMX_WIN_DURATION
    MNMX_WIN_ENABLE
    MODE
    OUT_SEL
    READY
    REFCLK_SEL
    RO_ENABLE
    SPARE_IN
    SPARE_OUT
    TAP_SEL
    THRESHOLD
    THRESHOLD_DIRECTION
    TRIM
    WINDOW_LENGTH
LW_ISM_NMEAS_LITE_V3_WIDTH

LW_ISM_NMEAS_LITE_V4
    CLK_SEL
    COUNTER_CLEAR
    COUNTER_DIRECTION
    COUNTER_ENABLE
    COUNTER_OFFSET
    COUNTER_TO_READ
    COUNT_HI
    COUNT_LOW
    DIV
    DIV_CLK_IN
    ERROR_ENABLE
    ERROR_OUT
    FIXED_DLY_SEL
    IDDQ
    JTAG_OVERRIDE
    MODE
    OUT_SEL
    READY
    REFCLK_SEL
    RO_ENABLE
    SPARE_IN
    SPARE_OUT
    TAP_SEL
    THRESHOLD
    THRESHOLD_DIRECTION
    TRIM
    WINDOW_LENGTH
LW_ISM_NMEAS_LITE_V4_WIDTH

LW_ISM_NMEAS_LITE_V5
    CLK_SEL
    COUNTER_CLEAR
    COUNTER_DIRECTION
    COUNTER_ENABLE
    COUNTER_OFFSET
    COUNTER_TO_READ
    COUNT_HI
    COUNT_LOW
    DIV
    DIV_CLK_IN
    ERROR_ENABLE
    ERROR_OUT
    FABRO_ENABLE
    FABRO_IDX_BCAST
    FABRO_RO_SEL
    FABRO_SPARE_IN
    FABRO_SW_POLARITY
    FABRO_S_BCAST
    FIXED_DLY_SEL
    IDDQ
    JTAG_OVERRIDE
    MODE
    OUT_SEL
    READY
    REFCLK_SEL
    RO_ENABLE
    SPARE_IN
    SPARE_OUT
    TAP_SEL
    THRESHOLD
    THRESHOLD_DIRECTION
    TRIM
    WINDOW_LENGTH
LW_ISM_NMEAS_LITE_V5_WIDTH

LW_ISM_NMEAS_LITE_V6
    CLK_SEL
    COUNT_HI
    COUNT_LOW
    DIV
    DIV_CLK_IN
    ERROR_ENABLE
    ERROR_OUT
    FIXED_DLY_SEL
    IDDQ
    JTAG_OVERRIDE
    MODE
    OUT_SEL
    READY
    REFCLK_SEL
    RO_ENABLE
    SAMPLING_PERIOD
    SEL_STREAMING_TRIGGER_SRC
    SPARE_IN
    SPARE_OUT_HI
    SPARE_OUT_LOW
    STREAMING_MODE
    STREAMING_TRIGGER_SRC
    STREAM_SEL
    TAP_SEL
    THRESHOLD
    THRESHOLD_DIRECTION
    TRIM
LW_ISM_NMEAS_LITE_V6_WIDTH

LW_ISM_NMEAS_LITE_V7
    CLK_SEL
    COUNT_HI
    COUNT_LOW
    DIV
    DIV_CLK_IN
    ERROR_ENABLE
    ERROR_OUT
    FIXED_DLY_SEL
    IDDQ
    JTAG_OVERRIDE
    MODE
    OUT_SEL
    READY
    READY_BYPASS
    REFCLK_SEL
    RO_ENABLE
    SAMPLING_PERIOD
    SEL_STREAMING_TRIGGER_SRC
    SPARE_IN
    SPARE_OUT
    STREAMING_MODE
    STREAMING_TRIGGER_SRC
    STREAM_SEL
    TAP_SEL
    THRESHOLD
    THRESHOLD_DIRECTION
    TRIM
LW_ISM_NMEAS_LITE_V7_WIDTH

LW_ISM_NMEAS_LITE_V8
   CLK_PHASE_ILWERT
   COUNT
   COUNTER_CLEAR
   COUNTER_ENABLE
   COUNTER_OFFSET_DIRECTION
   COUNTER_TO_READ
   COUNTER_TRIM_OFFSET
   COUNT_HI
   COUNT_LOW
   DIV
   DIV_CLK_IN
   FIXED_DELAY_SEL
   IDDQ
   JTAG_OVERRIDE
   MODE
   OUT_SEL
   READY
   REFCLK_SEL
   SPARE_IN
   SPARE_OUT
   TAP_SEL
   TAP_TYPE_SEL
   THRESHOLD_ENABLE
   THRESHOLD_MAX
   THRESHOLD_MAX_OUT
   THRESHOLD_MIN
   THRESHOLD_MIN_OUT
   THRESHOLD_OUT
   TRIM_INIT_A
   TRIM_INIT_B
   TRIM_INIT_C
   TRIM_TYPE_SEL
   WINDOW_LENGTH
LW_ISM_NMEAS_LITE_V8_WIDTH

LW_ISM_NMEAS_LITE_V9
   CLK_PHASE_ILWERT
   COUNT
   DIV
   DIV_CLK_IN
   FIXED_DELAY_SEL
   IDDQ
   JTAG_OVERRIDE
   MODE
   OUT_SEL
   READY
   READY_BYPASS
   REFCLK_SEL
   SAMPLING_PERIOD
   SEL_STREAMING_TRIGGER_SRC
   SPARE_IN
   SPARE_OUT
   STREAMING_MODE
   STREAMING_TRIGGER_SRC
   STREAM_SEL
   TAP_SEL
   TAP_TYPE_SEL
   THRESHOLD_ENABLE
   THRESHOLD_MAX
   THRESHOLD_MAX_OUT
   THRESHOLD_MIN
   THRESHOLD_MIN_OUT
   THRESHOLD_OUT
   TRIM_INIT_A
   TRIM_INIT_B
   TRIM_INIT_C
   TRIM_TYPE_SEL
LW_ISM_NMEAS_LITE_V9_WIDTH

LW_ISM_NMEAS_WIDTH

LW_ISM_ROSC_BIN
    COUNT
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    MODE
    OUT_DIV
    SRC_SEL

LW_ISM_ROSC_BIN_AGING
    COUNT
    COUNT_HIGH
    COUNT_LOW
    IDDQ
        OFF
        ON
    LOCAL_DURATION
        INIT
    MODE
        INIT
    OUT_DIV
        INIT
    PG_DIS
        INIT
    RO_EN
        INIT
    SRC_SEL
        INIT

LW_ISM_ROSC_BIN_AGING_V1
    COUNT
    COUNT_HIGH
    COUNT_LOW
    DCD_EN
        INIT
    DCD_HI_COUNT
        INIT
    IDDQ
        OFF
        ON
    LOCAL_DURATION
        INIT
    MODE
        INIT
    OUT_DIV
        INIT
    OUT_SEL
        INIT
    PG_DIS
        INIT
    READY
        INIT
    RO_EN
        INIT
    SRC_SEL
        INIT
LW_ISM_ROSC_BIN_AGING_V1_WIDTH
LW_ISM_ROSC_BIN_AGING_WIDTH

LW_ISM_ROSC_BIN_METAL
    COUNT
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    MODE
    OUT_DIV
    SRC_SEL
LW_ISM_ROSC_BIN_METAL_WIDTH

LW_ISM_ROSC_BIN_V1
    COUNT
    DCD_EN
    DCD_HI_COUNT
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    MODE
    OUT_DIV
    OUT_SEL
    READY
    SRC_SEL
LW_ISM_ROSC_BIN_V1_WIDTH

LW_ISM_ROSC_BIN_V2
    COUNT
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    OUT_DIV
    READY
    SRC_SEL
LW_ISM_ROSC_BIN_V2_WIDTH

LW_ISM_ROSC_BIN_V3
    COUNT
        INIT
    EN
        INIT
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
        INIT
    LOCAL_DURATION
        INIT
    OUT_DIV
        INIT
    OUT_SEL
        INIT
    READY
        INIT
    SRC_SEL
        INIT
LW_ISM_ROSC_BIN_V3_WIDTH

LW_ISM_ROSC_BIN_V4
    COUNT
        INIT
    DELAY_SEL
        INIT
    EN
        INIT
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
        INIT
    LOCAL_DURATION
        INIT
    OUT_DIV
        INIT
    OUT_SEL
        INIT
    READY
        INIT
    SRC_SEL
        INIT
LW_ISM_ROSC_BIN_V4_WIDTH

LW_ISM_ROSC_BIN_WIDTH

LW_ISM_ROSC_COMP
    COUNT
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    MODE
    OUT_DIV
    SRC_SEL

LW_ISM_ROSC_COMP_V1
    COUNT
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    MODE
    OUT_DIV
    READY
    SRC_SEL
LW_ISM_ROSC_COMP_V1_WIDTH

LW_ISM_ROSC_COMP_V2
    COUNT
    EN
    IDDQ
        OFF
        ON
    JTAG_OVERRIDE
    LOCAL_DURATION
    MODE
    OUT_DIV
    READY
    SRC_SEL
LW_ISM_ROSC_COMP_V2_WIDTH

LW_ISM_ROSC_COMP_WIDTH

LW_ISM_TSOSC_A
    ADJ
    CLMP_DEBUG_CLKOUT
    COUNT
    COUNT_SEL
        TEMP
        VOLTAGE
    EN
    IDDQ
        OFF
        ON
    LOCAL_DURATION
    OUT_DIV

LW_ISM_TSOSC_A2
    ADJ
        INIT
    CLMP_DEBUG_CLKOUT
        OUT_INIT
    COUNT
        INIT
    EN
        INIT
    IDDQ
        OFF
        ON
    LOCAL_DURATION
        INIT
    OUT_DIV
        INIT
LW_ISM_TSOSC_A2_WIDTH

LW_ISM_TSOSC_A3
    ADJ
        INIT
    CLAMP_DEBUG_CLKOUT
        INIT
    COUNT
        INIT
    EN
        INIT
    IDDQ
        OFF
        ON
    JTAG_OVERWRITE
        INIT
    LOCAL_DURATION
        INIT
    OUT_DIV
        INIT
LW_ISM_TSOSC_A3_WIDTH

LW_ISM_TSOSC_A4
    ADJ
        INIT
    COUNT
        INIT
    EN
        INIT
    IDDQ
        OFF
        ON
    JTAG_OVERWRITE
        INIT
    LOCAL_DURATION
        INIT
    OUT_DIV
        INIT
LW_ISM_TSOSC_A4_WIDTH
LW_ISM_TSOSC_A_WIDTH

LW_ISM_VNSENSE_DDLY
    ADJ
    COUNT
    EN
    FINIT
    IDDQ
        OFF
        ON
    INIT
    LOCAL_DURATION
    MODE
    OUT_DIV
LW_ISM_VNSENSE_DDLY_WIDTH

LW_IST_SEQ_SLV_IST_ABSOLUTE_ADDRESS_0

LW_IST_SEQ_SLV_IST_EMMC_START_ADDRESS_0
    START_ADDRESS

LW_IST_SEQ_SLV_IST_EMMC_START_ADDRESS_MSB_0
    START_ADDRESS

LW_IST_SEQ_SLV_IST_FGC6_CLAMP_0
    ENABLE
        INIT
    SPARE
        INIT

LW_IST_SEQ_SLV_IST_IST_TRIGGER_0
    PRE_IST_MODE
        INIT

LW_JTAG_NUM_CLUSTERS -replace_string CLUSTERS=CLUSTERS_${device}

LW_JTAG_SEC_CFG
    features -replace_string features=features_${device}
    testmaster_selwreid -replace_string testmaster_selwreid=testmaster_selwreid_${device}

LW_JTAG_SEC_CFG_CHAINLENGTH -replace_string CHAINLENGTH=CHAINLENGTH_${device}
LW_JTAG_SEC_CFG_CLUSTER_ID -replace_string ID=ID_${device}
LW_JTAG_SEC_CFG_ID -replace_string ID=ID_${device}

LW_JTAG_SEC_CHK
    features -replace_string features=features_${device}
    testmaster_selwreid -replace_string testmaster_selwreid=testmaster_selwreid_${device}

LW_JTAG_SEC_CHK_CHAINLENGTH -replace_string CHAINLENGTH=CHAINLENGTH_${device}
LW_JTAG_SEC_CHK_CLUSTER_ID -replace_string ID=ID_${device}
LW_JTAG_SEC_CHK_ID -replace_string ID=ID_${device}

LW_JTAG_SEC_CMD
    testmaster_sha_cal_start -replace_string testmaster_sha_cal_start=testmaster_sha_cal_start_${device}

LW_JTAG_SEC_CMD_CHAINLENGTH -replace_string CHAINLENGTH=CHAINLENGTH_${device}
LW_JTAG_SEC_CMD_CLUSTER_ID -replace_string ID=ID_${device}
LW_JTAG_SEC_CMD_ID -replace_string ID=ID_${device}

LW_JTAG_SEC_UNLOCK_STATUS
    features -replace_string features=features_${device}

LW_JTAG_SEC_UNLOCK_STATUS_CHAINLENGTH -replace_string CHAINLENGTH=CHAINLENGTH_${device}
LW_JTAG_SEC_UNLOCK_STATUS_CLUSTER_ID -replace_string ID=ID_${device}
LW_JTAG_SEC_UNLOCK_STATUS_ID -replace_string ID=ID_${device}

LW_KFUSE_ERRCOUNT
    ERR_1
    ERR_2
    ERR_3
    ERR_FATAL

LW_KFUSE_FUSEADDR
    ADDR

LW_KFUSE_FUSECTRL
    CMD
        IDLE
        READ
        WRITE

LW_KFUSE_FUSERDATA

LW_KFUSE_FUSEWDATA

LW_KFUSE_KEYADDR
    AUTOINC

LW_KFUSE_KEYS

LW_KFUSE_STATE
    CRCPASS
    DONE
    RESET

LW_LITTER_LTC_SECONDARY_PORT

LW_LITTER_NUM_SINGLETON_GPCS

LW_LTC_PRI_STRIDE

LW_LTS_PRI_STRIDE

LW_MATHSLINK_PCIE_CNTRL_PLM0_MUX_DEMUX_CONFIG_1
    MUX_DEMUX_EN

LW_MMU_PROTECTION_REGION
    ADDR
        ALIGN

LW_MMU_PTE
    KIND -virtual_export
        C32_MS2_2C
        GENERIC_16BX2
        GENERIC_MEMORY
        PITCH
        PITCH_NO_SWIZZLE

LW_MMU_WRITE_PROTECTION_REGION
    ADDR
        ALIGN

LW_MULTICASTTSTATE_STAT_RESIDENCY_BIN_CTRL_HIGH -domain nport
    LIMIT

LW_MULTICASTTSTATE_STAT_RESIDENCY_BIN_CTRL_LOW -domain nport
    LIMIT

LW_MULTICASTTSTATE_STAT_RESIDENCY_CONTROL -domain nport
    ENABLE_TIMER
        DISABLE
        ENABLE
    SNAP_ON_DEMAND
        DISABLE
        ENABLE

LW_MULTICASTTSTATE_STAT_RESIDENCY_COUNT_CTRL -domain nport
    AUTOINCR
        OFF
        ON
    INDEX
        MCID_STRIDE

LW_MULTICASTTSTATE_STAT_RESIDENCY_COUNT_DATA -domain nport
    COUNT

LW_NPG_STATUS -domain npg
    NPORT0_IDLE
        INIT -alias IDLE
    NPORT1_IDLE
        INIT -alias IDLE
    NPORT2_IDLE
        INIT -alias IDLE
    NPORT3_IDLE
        INIT -alias IDLE

LW_NPORT_CTRL -domain nport
    ENEGRESSDBI
        DISABLE
        ENABLE
    ENROUTEDBI
        DISABLE
        ENABLE

LW_NPORT_CTRL_BUFFER_READY -domain nport
    BUFFERRDY

LW_NPORT_CTRL_SLCG -domain nport
    DIS_CG_TREX
        DISABLE
        ENABLE
        _PROD

LW_NPORT_CTRL_STOP -domain nport
    EGRESS_STOP
        ALLOWTRAFFIC
        STOP
    INGRESS_STOP
        ALLOWTRAFFIC
        STOP
    ROUTE_STOP_VC
        ALLOWTRAFFIC

LW_NPORT_PORTSTAT_CONTROL -domain nport
    RANGESELECT
        _PROD
    SWEEPMODE
        SWONDEMAND

LW_NPORT_PORTSTAT_LIMIT_HIGH_x -domain nport -replace_array x=%X 8
    LIMIT

LW_NPORT_PORTSTAT_LIMIT_LOW_x -domain nport -replace_array x=%X 8
    LIMIT

LW_NPORT_PORTSTAT_LIMIT_MEDIUM_x -domain nport -replace_array x=%X 8
    LIMIT

LW_NPORT_PORTSTAT_PACKET_COUNT_x_0 -domain nport -replace_array x=%x 8
    PACKETCOUNT

LW_NPORT_PORTSTAT_PACKET_COUNT_x_1 -domain nport -replace_array x=%x 8
    PACKETCOUNT

LW_NPORT_PORTSTAT_SNAP_CONTROL -domain nport
    SNAPONDEMAND
        DISABLE
        ENABLE
    STARTCOUNTER
        DISABLE
        ENABLE

LW_NPORT_PORTSTAT_SOURCE_FILTER_0 -domain nport
    SRCFILTERBIT

LW_NPORT_PORTSTAT_SOURCE_FILTER_1 -domain nport
    SRCFILTERBIT

LW_NPORT_PORTSTAT_WINDOW_LIMIT -domain nport
    WINDOWLIMIT

LW_LWLDL_BR0_PAD_CTL_4 9 -domain lwldl
    RX_EOM_DONE
    RX_EOM_STATUS

LW_LWLDL_BR0_PAD_CTL_8 9 -domain lwldl
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_LWLDL_LINK_CONFIG -domain lwldl
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_LWLDL_RX_BF_ERRLOG_0 -domain lwldl

LW_LWLDL_RX_BF_ERRLOG_2 -domain lwldl

LW_LWLDL_RX_CONFIG_RX -domain lwldl
    HW_LANE_REVERSE
        ON
    LANE_REVERSE
        ON
    REVERSAL_OVERRIDE
        ON

LW_LWLDL_RX_ERROR_COUNT1 -domain lwldl
    FLIT_CRC_ERRORS

LW_LWLDL_RX_ERROR_COUNT2 -domain lwldl
    LANECRC_L0
    LANECRC_L1
    LANECRC_L2
    LANECRC_L3

LW_LWLDL_RX_ERROR_COUNT6 -domain lwldl
    RX_AN0_REPLAY

LW_LWLDL_RX_ERROR_COUNT7 -domain lwldl
    ECC_CORRECTED_L0

LW_LWLDL_RX_ERROR_COUNT8 -domain lwldl
    ECC_CORRECTED_L1

LW_LWLDL_RX_ERROR_COUNT9 -domain lwldl
    ECC_CORRECTED_L2

LW_LWLDL_RX_ERROR_COUNT10 -domain lwldl
    ECC_CORRECTED_L3

LW_LWLDL_RX_ERROR_COUNT_CTRL -domain lwldl
    CLEAR_REPLAY
        CLEAR
    SHORT_RATE
        DISABLE
        ENABLE

LW_LWLDL_RX_PHYCFG_RX_0 -domain lwldl
    RECAL_PERIODIC_ENABLE
        OFF
        ON

LW_LWLDL_RX_PHYCFG_RX_1 -domain lwldl
    RECAL_START
    RECAL_START_SCALE

LW_LWLDL_RX_RXSLSM_ERR_CNTL -domain lwldl
    IOBIST_ECC_ALIGN_DONE_ERR
    IOBIST_ECC_ALIGN_LOCK_ERR
    IOBIST_ECC_SCRAM_LOCK_ERR

LW_LWLDL_RX_RX_L1RECAL_CTRL2 -domain lwldl
    L1WAKE
    L1WAKE_SCL
    MINCAL
    MINCAL_SCL

LW_LWLDL_RX_SLSM_STATUS_RX -domain lwldl

LW_LWLDL_RX_TRAIN5_RX -domain lwldl
    TEST_LEN
    TEST_LEN_SCL

LW_LWLDL_STATS_CTRL -domain lwldl
    CLEAR_ALL
        CLEAR

LW_LWLDL_STATS_D -domain lwldl
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_LWLDL_TOP_ERROR_COUNT1 -domain lwldl
    RECOVERY_EVENTS

LW_LWLDL_TOP_INTR -domain lwldl

LW_LWLDL_TOP_LINK_CONFIG -domain lwldl
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    ECC_MODE
        ECC88
        ECC89
        ECC96
        OFF
    LINK_EN
    PAM4_EN
        OFF
        ON

LW_LWLDL_TOP_LINK_STATE -domain lwldl

LW_LWLDL_TOP_LINK_TIMEOUT_A -domain lwldl
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
        131072_CLKS
        1048576_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_LWLDL_TOP_STATS_CTRL -domain lwldl
    CLEAR_ALL
        CLEAR

LW_LWLDL_TOP_STATS_D -domain lwldl
    NUM_LCL_LP_ENTER
    NUM_LCL_LP_EXIT
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_LWLDL_TX_ERRINJ_0 -domain lwldl
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_LWLDL_TX_ERRINJ_1 -domain lwldl
    RAND_DATA_SEED
        INIT

LW_LWLDL_TX_ERRINJ_2 -domain lwldl
    INJECT_PERIOD
    INJECT_PERIODIC

LW_LWLDL_TX_ERRINJ_3 -domain lwldl
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_LWLDL_TX_ERRINJ_4 -domain lwldl
    MIN_TIME_BETWEEN_ERRORS

LW_LWLDL_TX_ERRINJ_5 -domain lwldl
    TIMESCALE
    TIME_BIT_MASK

LW_LWLDL_TX_ERRINJ_6 -domain lwldl
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_LWLDL_TX_ERROR_COUNT4 -domain lwldl
    REPLAY_EVENTS

LW_LWLDL_TX_REPLAY_THRESHOLD -domain lwldl
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_FAULT
    RECOVERY_TO_SWCFG

LW_LWLDL_TX_SLSM_STATUS_TX -domain lwldl

LW_LWLDL_TX_TRAIN5_TX -domain lwldl
    TEST_LEN
    TEST_LEN_SCL

LW_LWLDL_TX_TXLANECRC -domain lwldl
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        2048
        4092
        MAX
        MIN

LW_LWLDL_TX_TXSLSM_ERR_CNTL -domain lwldl

LW_LWLIPT_COMMON_ERR_STATUS_0 -domain lwlipt
    CLKCTL_ILLEGAL_REQUEST
    RSTSEQ_PHYARB_TIMEOUT
    RSTSEQ_PLL_TIMEOUT

LW_LWLIPT_LNK_CTRL_CAP_LOCAL_LINK_CHANNEL -domain lwlipt_lnk

LW_LWLIPT_LNK_CTRL_SW_LINK_MODE_CTRL -domain lwlipt_lnk
    RESERVED_3
    RESERVED_4
    RESERVED_5
    RESERVED_6
    RESERVED_7

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_AN1_CTRL -domain lwlipt_lnk
    PWRM_L1_ENABLE
        DISABLE
        ENABLE
    PWRM_L2_ENABLE
        DISABLE
        ENABLE
    PWRM_SL_ENABLE
        DISABLE
        ENABLE

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_AN1_CTRL_LOCK -domain lwlipt_lnk
    PWRM_L1_ENABLE
        LOCKED
        UNLOCKED
    PWRM_L2_ENABLE
        LOCKED
        UNLOCKED
    PWRM_SL_ENABLE
        LOCKED
        UNLOCKED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_AN1_CTRL_LOCK_CLEAR -domain lwlipt_lnk
    PWRM_L1_ENABLE
    PWRM_L2_ENABLE
    PWRM_SL_ENABLE

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL -domain lwlipt_lnk
    BLOCK_CODE_MODE
        ECC88_ENABLED
        ECC89_ENABLED
        ECC96_ENABLED
        OFF
    LINE_CODE_MODE
        NRZ
        NRZ_128B130
        PAM4
    TXTRAIN_MINIMUM_TRAIN_TIME_EXPONENT
    TXTRAIN_MINIMUM_TRAIN_TIME_MANTISSA
    TXTRAIN_OPTIMIZATION_ALGORITHM
        A0
        A1
        A2
        A4

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL2 -domain lwlipt_lnk
    ALI_ENABLE
        DISABLE
        ENABLE
    CHANNEL_TYPE
        ACTIVE_0
        ACTIVE_1
        ACTIVE_CABLE_0
        ACTIVE_CABLE_1
        DIRECT_0
        GENERIC
        OPTICAL_CABLE_0
        OPTICAL_CABLE_1

    DISABLE_UPHY_MICROCODE_LOAD
        UPHY_MICROCODE_LOAD_DISABLED
        UPHY_MICROCODE_LOAD_ENABLED
    L1_MAXIMUM_RECALIBRATION_PERIOD_EXPONENT
    L1_MAXIMUM_RECALIBRATION_PERIOD_MANTISSA
    L1_MINIMUM_RECALIBRATION_TIME_EXPONENT
    L1_MINIMUM_RECALIBRATION_TIME_MANTISSA
    RESTORE_PHY_TRAINING_PARAMS
        DISABLE
        ENABLE

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL2_LOCK -domain lwlipt_lnk
    ALI_ENABLE
        LOCKED
        UNLOCKED
    CHANNEL_TYPE
        LOCKED
        UNLOCKED
    DISABLE_UPHY_MICROCODE_LOAD
        LOCKED
        UNLOCKED
    L1_MAXIMUM_RECALIBRATION_PERIOD_EXPONENT
        LOCKED
        UNLOCKED
    L1_MAXIMUM_RECALIBRATION_PERIOD_MANTISSA
        LOCKED
        UNLOCKED
    L1_MINIMUM_RECALIBRATION_TIME_EXPONENT
        LOCKED
        UNLOCKED
    L1_MINIMUM_RECALIBRATION_TIME_MANTISSA
        LOCKED
        UNLOCKED
    RESTORE_PHY_TRAINING_PARAMS
        LOCKED
        UNLOCKED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL2_LOCK_CLEAR -domain lwlipt_lnk
    ALI_ENABLE
    CHANNEL_TYPE
    DISABLE_UPHY_MICROCODE_LOAD
    L1_MAXIMUM_RECALIBRATION_PERIOD_EXPONENT
    L1_MAXIMUM_RECALIBRATION_PERIOD_MANTISSA
    L1_MINIMUM_RECALIBRATION_TIME_EXPONENT
    L1_MINIMUM_RECALIBRATION_TIME_MANTISSA
    RESTORE_PHY_TRAINING_PARAMS

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL_LOCK -domain lwlipt_lnk
    BLOCK_CODE_MODE
        LOCKED
        UNLOCKED
    LINE_CODE_MODE
        LOCKED
        UNLOCKED
    TXTRAIN_MINIMUM_TRAIN_TIME_EXPONENT
        LOCKED
        UNLOCKED
    TXTRAIN_MINIMUM_TRAIN_TIME_MANTISSA
        LOCKED
        UNLOCKED
    TXTRAIN_OPTIMIZATION_ALGORITHM
        LOCKED
        UNLOCKED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CHANNEL_CTRL_LOCK_CLEAR -domain lwlipt_lnk
    BLOCK_CODE_MODE
    LINE_CODE_MODE
    TXTRAIN_MINIMUM_TRAIN_TIME_EXPONENT
    TXTRAIN_MINIMUM_TRAIN_TIME_MANTISSA
    TXTRAIN_OPTIMIZATION_ALGORITHM

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CLK_CTRL -domain lwlipt_lnk
    LINE_RATE
        16_00000_GBPS
        20_00000_GBPS
        25_00000_GBPS
        25_78125_GBPS
        28_12500_GBPS
        32_00000_GBPS
        40_00000_GBPS
        50_00000_GBPS
        53_12500_GBPS
        100_00000_GBPS
        106_25000_GBPS
    REFERENCE_CLOCK_MODE
        COMMON
        NON_COMMON_NO_SS
        NON_COMMON_SS
        RESERVED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CLK_CTRL_LOCK -domain lwlipt_lnk
    LINE_RATE
        LOCKED
        UNLOCKED
    REFERENCE_CLOCK_MODE
        LOCKED
        UNLOCKED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_CLK_CTRL_LOCK_CLEAR -domain lwlipt_lnk
    LINE_RATE
    REFERENCE_CLOCK_MODE

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_MODE_CTRL -domain lwlipt_lnk
    LINK_DISABLE
        DISABLED
        ENABLED
    LINK_INIT_DISABLE
        LINK_INIT_DISABLED
        LINK_INIT_ENABLED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_MODE_CTRL_LOCK -domain lwlipt_lnk
    LINK_DISABLE
        LOCKED
        UNLOCKED
    LINK_INIT_DISABLE
        LOCKED
        UNLOCKED

LW_LWLIPT_LNK_CTRL_SYSTEM_LINK_MODE_CTRL_LOCK_CLEAR -domain lwlipt_lnk
    LINK_DISABLE
    LINK_INIT_DISABLE

LW_LWLIPT_LNK_ERR_STATUS_0 -domain lwlipt_lnk
    FAILEDMINIONREQUEST
    ILLEGALLINKSTATEREQUEST
    LINKSTATEWRITEWHILEBUSY
    LINK_STATE_REQUEST_TIMEOUT
    RESERVEDREQUESTVALUE
    RSTSEQ_CLKCTL_TIMEOUT
    RSTSEQ_PHYCTL_TIMEOUT
    SLEEPWHILEACTIVELINK
    WRITE_TO_LOCKED_SYSTEM_REG_ERR

LW_LWLIPT_LNK_PWRM_CTRL -domain lwlipt_lnk
    L1_COUNT_ENABLE
        DISABLE
        ENABLE
    L1_LWRRENT_STATE
        L1
        NOT_L1
    L1_HARDWARE_DISABLE
        HW_MONITOR_DISABLE
        HW_MONITOR_ENABLED
    L1_SOFTWARE_DESIRED
        ACTIVE
        L1

LW_LWLIPT_LNK_PWRM_L1_ENTER_THRESHOLD -domain lwlipt_lnk
    THRESHOLD

LW_LWLIPT_LNK_PWRM_L1_FORCE_CTRL -domain lwlipt_lnk
    COUNT_IN
    COUNT_INCREMENT
        10US
        100US
    COUNT_OUT
    FORCE
        FORCE_OFF
        FORCE_ON
    MODE
        INFINITE
        ONCE
        TOGGLE_ACTIVE
        TOGGLE_ALWAYS

LW_LWLPHYCTL_LANE_PAD_CTL_4 5 -domain lwldl
    RX_EOM_DONE
    RX_EOM_STATUS

LW_LWLPHYCTL_LANE_PAD_CTL_6 5 -domain lwldl
    CFG_ADDR
    CFG_RDS
        OFF
        ON
    CFG_WDATA
    CFG_WDS
        OFF
        ON

LW_LWLPHYCTL_LANE_PAD_CTL_7 5 -domain lwldl
    CFG_RDATA

LW_LWLPHYCTL_LANE_PAD_CTL_8 5 -domain lwldl
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_LWLPHYCTL_LANE_PAD_CTL_8_MCAST -domain lwldl
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_LWLPHYCTL_LANE_PRIV_LEVEL_MASK0 5 -domain lwldl
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_LWLPLLCTL_PLL_CTL_4 -domain lwlpll
    CFG_ADDR
    CFG_RDS
        OFF
        ON
    CFG_WDATA
    CFG_WDS
        OFF
        ON

LW_LWLPLLCTL_PLL_CTL_5 -domain lwlpll
    CFG_RDATA

LW_LWLPLLCTL_PRIV_LEVEL_MASK0 -domain lwlpll
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_LWLSAW_GLBLLATENCYTIMERCTRL -domain saw
    ENABLE
        DISABLE
        ENABLE

LW_LWLSAW_GLBLTPUTCNTRCTRL -domain saw
    ENABLE
        DISABLE
        ENABLE

LW_LWLSAW_GLBLTREXCTRL -domain saw
    EVENT_TRIGGER
        TRIGGER

LW_LWLSAW_LWSPMC_ENABLE_LWLIPT -domain saw

LW_LWLSAW_OVERTEMPOFFCNTR -domain saw
    COUNT

LW_LWLSAW_OVERTEMPONCNTR -domain saw
    COUNT

LW_LWLSAW_SCRATCH_COLD_AND_SELWRE -domain saw

LW_LWLSAW_SCRATCH_WARM -domain saw
    DATA

LW_LWLSAW_SELWRE_SCRATCH_COLD_GROUP_0 4 -domain saw

LW_LWLSAW_THERMAL_DEBUG_CTRL -domain saw
    FAKE_TEMP_OVER_ALERT
        CLEAR
        SET

LW_LWLTLC_RX_DEBUG_TP_CNTR_CTRL  -domain lwltlc
    CAPTURE0
    CAPTURE1
    ENRX0
    ENRX1
    RESETRX0
    RESETRX1

LW_LWLTLC_RX_DEBUG_TP_CNTRx_ADDR_HI_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRESSFILTER

LW_LWLTLC_RX_DEBUG_TP_CNTRx_ADDR_HI_MASK -domain lwltlc -replace_array x=%d 2
    ADDRESSMASK

LW_LWLTLC_RX_DEBUG_TP_CNTRx_ADDR_LO_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRESSFILTER

LW_LWLTLC_RX_DEBUG_TP_CNTRx_ADDR_LO_MASK -domain lwltlc -replace_array x=%d 2
    ADDRESSMASK

LW_LWLTLC_RX_DEBUG_TP_CNTRx_CAPTURE_HI -domain lwltlc  -replace_array x=%d 2
    COUNTER

LW_LWLTLC_RX_DEBUG_TP_CNTRx_CAPTURE_LO -domain lwltlc  -replace_array x=%d 2
    COUNTER

LW_LWLTLC_RX_DEBUG_TP_CNTRx_CTRL_0 -domain lwltlc -replace_array x=%d 2
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_LWLTLC_RX_DEBUG_TP_CNTRx_CTRL_1 -domain lwltlc -replace_array x=%d 2
    PKTFILTERRSPMODE
        BASERESPONSESONLY
        BOTHBASEANDCOMPRESSEDRESPONSES
        COMPRESSEDRESPONSESONLY
    REQUESTERLINKIDFILTER
    REQUESTERLINKIDMASK

LW_LWLTLC_RX_DEBUG_TP_CNTRx_HI -domain lwltlc -replace_array x=%d 2
    ROLLOVER

LW_LWLTLC_RX_DEBUG_TP_CNTRx_MISC_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRTYPEFILTEREN
    ATOMICCMDFILTEREN
    ATOMICSIZEFILTEREN
    DATLENFILTEREN
    NCRFILTEREN
    PKTSTATUSFILTEREN
    RSPSTATUSFILTEREN

LW_LWLTLC_RX_DEBUG_TP_CNTRx_REQ_FILTER -domain lwltlc -replace_array x=%d 2
    REQUESTFILTERMODE
        NOP
        WRITE_NONPOSTED_NCNP
        WRITE_NONPOSTED_NCP
        WRITE_POSTED_NCNP
        WRITE_POSTED_NCP

LW_LWLTLC_RX_DEBUG_TP_CNTRx_RSP_FILTER -domain lwltlc -replace_array x=%d 2
    RESPONSEFILTERMODE
        REQRSP_D
        REQRSP_ND

LW_LWLTLC_RX_ERR_STATUS_0 -domain lwltlc
    DATLENGTATOMICREQMAXERR
    DATLENGTRMWREQMAXERR
    DATLENLTATRRSPMINERR
    ILWALIDCACHEATTRPOERR
    ILWALIDCRERR
    RSVADDRTYPEERR
    RSVCACHEATTRPROBEREQERR
    RSVCACHEATTRPROBERSPERR
    RSVCMDENCERR
    RSVDATLENENCERR
    RSVPKTSTATUSERR
    RSVRSPSTATUSERR
    RXDLCTRLPARITYERR
    RXDLDATAPARITYERR
    RXDLHDRPARITYERR
    RXILWALIDADDRALIGNERR
    RXILWALIDAEERR
    RXILWALIDBEERR
    RXPKTLENERR
    RXRAMDATAPARITYERR
    RXRAMHDRPARITYERR
    RXRESPSTATUSTARGETERR
    RXRESPSTATUSUNSUPPORTEDREQUESTERR

LW_LWLTLC_RX_ERR_STATUS_1 -domain lwltlc
    CORRECTABLEINTERNALERR
    RXDATAOVFERR
    RXHDROVFERR
    RXPOISONERR
    RXUNSUPNCISOCCREDITRELERR
    RXUNSUPLWLINKCREDITRELERR
    RXUNSUPVCOVFERR
    STOMPDETERR

LW_LWLTLC_RX_LNK_CTRL_LINK_CONFIG -domain lwltlc
    ALLOW_COLLAPSED_RESPONSES
        DISABLED
        ENABLED
LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_ADDR_HI_MASK 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_ADDR_LO_MASK 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_CAPTURE_HI 4 -domain lwltlc
    COUNTER

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_CAPTURE_LO 4 -domain lwltlc
    COUNTER

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_CTRL -domain lwltlc
    CAPTURE0
    CAPTURE1
    CAPTURE2
    CAPTURE3
    ENRX0
    ENRX1
    ENRX2
    ENRX3
    RESETRX0
    RESETRX1
    RESETRX2
    RESETRX3

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_CTRL_0 4 -domain lwltlc
    AN_FILTER
        AN1
        AN2
    CAPTURE
    ENABLE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    RESET
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_CTRL_1 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_HI 4 -domain lwltlc
    ROLLOVER

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_HW_FILTER 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_MISC_FILTER 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_MISC_FILTER_1 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_MISC_FILTER_2 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_MISC_FILTER_3 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_REQ_FILTER 4 -domain lwltlc
    REQUESTFILTERMODE
        NOP
        WRITE_NCNP
        WRITE_NCP

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_RSP_FILTER 4 -domain lwltlc
    RESPONSEFILTERMODE
        REQRSP_READ_NC
        REQRSP_WRITE

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_SWX0_FILTER 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_SWX1_FILTER 4 -domain lwltlc

LW_LWLTLC_RX_LNK_DEBUG_TP_CNTR_SWX2_FILTER 4 -domain lwltlc

LW_LWLTLC_RX_LNK_ERR_STATUS_0 -domain lwltlc
    DATLEN192PACKETERR
    DATLENGTRMWREQMAXERR
    DATLENLTATRRSPMINERR
    ILWALIDCACHEATTRPOERR
    ILWALIDCRERR
    ILWALID_COLLAPSED_RESPONSE_ERR
    RSVCACHEATTRPROBEREQERR
    RSVCACHEATTRPROBERSPERR
    RSVCMDENCERR
    RSVDATLENENCERR
    RSVPKTSTATUSERR
    RXDLCTRLPARITYERR
    RXDLDATAPARITYERR
    RXDLHDRPARITYERR
    RXILWALIDADDRALIGNERR
    RXILWALIDAEERR
    RXILWALIDBEERR
    RXPKTLENERR
    RXRSPSTATUS_DATA_HW_ERR
    RXRSPSTATUS_DATA_PRIV_ERR
    RXRSPSTATUS_DATA_UR_ERR
    RXRSPSTATUS_HW_ERR
    RXRSPSTATUS_PRIV_ERR
    RXRSPSTATUS_UR_ERR

LW_LWLTLC_RX_LNK_ERR_STATUS_1 -domain lwltlc
    AN1_HEARTBEAT_TIMEOUT_ERR
    HEARTBEAT_TIMEOUT_ERR
    ILLEGALPRIWRITE
    RXDATAOVFERR
    RXHDROVFERR
    RXPOISONERR
    STOMPDETERR

LW_LWLTLC_RX_LNK_PWRM_IC_INC -domain lwltlc
    LPINC

LW_LWLTLC_RX_LNK_PWRM_IC_LP_ENTER_THRESHOLD -domain lwltlc
    THRESHOLD

LW_LWLTLC_RX_LNK_PWRM_IC_SW_CTRL 12 -domain lwltlc
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDISABLE
    SOFTWAREDESIRED
        FB
        LP

LW_LWLTLC_RX_PWRM_IC_INC -domain lwltlc
    LPINC

LW_LWLTLC_RX_PWRM_IC_LP_ENTER_THRESHOLD -domain lwltlc
    THRESHOLD

LW_LWLTLC_RX_PWRM_IC_SW_CTRL -domain lwltlc
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDISABLE
    SOFTWAREDESIRED
        FB
        LP

LW_LWLTLC_RX_SYS_CTRL_BUFFER_READY -domain lwltlc
    BUFFERRDY

LW_LWLTLC_RX_SYS_CTRL_LINK_CONFIG -domain lwltlc
    DBI_ENABLE
        DISABLED
        ENABLED

LW_LWLTLC_RX_SYS_ERR_CONTAIN_EN_0 -domain lwltlc
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_CORRECTABLE_REPORT_EN_0 -domain lwltlc
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_ECC_CTRL -domain lwltlc
    NCISOC_PARITY_ENABLE
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_FATAL_REPORT_EN_0 -domain lwltlc
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_LOG_EN_0 -domain lwltlc
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_NON_FATAL_REPORT_EN_0 -domain lwltlc
    NCISOC_PARITY_ERR
        DISABLE
        ENABLE

LW_LWLTLC_RX_SYS_ERR_STATUS_0 -domain lwltlc
    DAT0_RAM_ECC_DBE_ERR
    DAT0_RAM_ECC_LIMIT_ERR
    DAT1_RAM_ECC_DBE_ERR
    DAT1_RAM_ECC_LIMIT_ERR
    HDR_RAM_ECC_DBE_ERR
    HDR_RAM_ECC_LIMIT_ERR
    NCISOC_PARITY_ERR

LW_LWLTLC_TX_DEBUG_TP_CNTR_CTRL  -domain lwltlc
    CAPTURE0
    CAPTURE1
    ENTX0
    ENTX1
    RESETTX0
    RESETTX1

LW_LWLTLC_TX_DEBUG_TP_CNTRx_ADDR_HI_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRESSFILTER

LW_LWLTLC_TX_DEBUG_TP_CNTRx_ADDR_HI_MASK -domain lwltlc -replace_array x=%d 2
    ADDRESSMASK

LW_LWLTLC_TX_DEBUG_TP_CNTRx_ADDR_LO_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRESSFILTER

LW_LWLTLC_TX_DEBUG_TP_CNTRx_ADDR_LO_MASK -domain lwltlc -replace_array x=%d 2
    ADDRESSMASK

LW_LWLTLC_TX_DEBUG_TP_CNTRx_CAPTURE_HI -domain lwltlc  -replace_array x=%d 2
    COUNTER

LW_LWLTLC_TX_DEBUG_TP_CNTRx_CAPTURE_LO -domain lwltlc  -replace_array x=%d 2
    COUNTER

LW_LWLTLC_TX_DEBUG_TP_CNTRx_CTRL_0 -domain lwltlc -replace_array x=%d 2
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_LWLTLC_TX_DEBUG_TP_CNTRx_CTRL_1 -domain lwltlc -replace_array x=%d 2
    PKTFILTERRSPMODE
        BASERESPONSESONLY
        BOTHBASEANDCOMPRESSEDRESPONSES
        COMPRESSEDRESPONSESONLY
    REQUESTERLINKIDFILTER
    REQUESTERLINKIDMASK

LW_LWLTLC_TX_DEBUG_TP_CNTRx_HI -domain lwltlc -replace_array x=%d 2
    ROLLOVER

LW_LWLTLC_TX_DEBUG_TP_CNTRx_MISC_FILTER -domain lwltlc -replace_array x=%d 2
    ADDRTYPEFILTEREN
    ATOMICCMDFILTEREN
    ATOMICSIZEFILTEREN
    DATLENFILTEREN
    NCRFILTEREN
    PKTSTATUSFILTEREN
    RSPSTATUSFILTEREN

LW_LWLTLC_TX_DEBUG_TP_CNTRx_REQ_FILTER -domain lwltlc -replace_array x=%d 2
    REQUESTFILTERMODE
        NOP
        WRITE_NONPOSTED_NCNP
        WRITE_NONPOSTED_NCP
        WRITE_POSTED_NCNP
        WRITE_POSTED_NCP

LW_LWLTLC_TX_DEBUG_TP_CNTRx_RSP_FILTER -domain lwltlc -replace_array x=%d 2
    RESPONSEFILTERMODE
        REQRSP_D
        REQRSP_ND

LW_LWLTLC_TX_ERR_STATUS_0 -domain lwltlc
    TARGETERR
    TXDATACREDITOVFERR
    TXDLCREDITOVFERR
    TXDLCREDITPARITYERR
    TXHDRCREDITOVFERR
    TXPOISONDET
    TXRAMDATAPARITYERR
    TXRAMHDRPARITYERR
    TXSTOMPDET
    TXUNSUPVCOVFERR
    UNSUPPORTEDREQUESTERR

LW_LWLTLC_TX_LNK_CTRL_BUFFER_COMPQ_TIMER -domain lwltlc
    RESIDENCY_LIMIT

LW_LWLTLC_TX_LNK_CTRL_LINK_CONFIG -domain lwltlc
    COLLAPSED_RESPONSE_DISABLE
        DISABLED -alias DEASSERTED
        ENABLED -alias ASSERTED
    COMPRESSED_RESPONSE_DISABLE
        DISABLED
        ENABLED

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_ADDR_HI_MASK 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_ADDR_LO_MASK 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_CAPTURE_HI 4 -domain lwltlc
    COUNTER

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_CAPTURE_LO 4 -domain lwltlc
    COUNTER

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_CTRL -domain lwltlc
    CAPTURE0
    CAPTURE1
    CAPTURE2
    CAPTURE3
    ENTX0
    ENTX1
    ENTX2
    ENTX3
    RESETTX0
    RESETTX1
    RESETTX2
    RESETTX3

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_CTRL_0 4 -domain lwltlc
    AN_FILTER
        AN1
        AN2
    CAPTURE
    ENABLE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    RESET
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_CTRL_1 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_HI 4 -domain lwltlc
    ROLLOVER

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_HW_FILTER 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_MISC_FILTER 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_MISC_FILTER_1 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_MISC_FILTER_2 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_MISC_FILTER_3 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_REQ_FILTER 4 -domain lwltlc
    REQUESTFILTERMODE
        NOP
        WRITE_NCNP
        WRITE_NCP

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_RSP_FILTER 4 -domain lwltlc
    RESPONSEFILTERMODE
        REQRSP_READ_NC
        REQRSP_WRITE

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_SWX0_FILTER 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_SWX1_FILTER 4 -domain lwltlc

LW_LWLTLC_TX_LNK_DEBUG_TP_CNTR_SWX2_FILTER 4 -domain lwltlc

LW_LWLTLC_TX_LNK_ERR_STATUS_0
    COM_RAM_DAT_ECC_DBE_ERR
    COM_RAM_ECC_LIMIT_ERR
    COM_RAM_HDR_ECC_DBE_ERR
    CREQ_RAM_DAT_ECC_DBE_ERR
    CREQ_RAM_ECC_LIMIT_ERR
    CREQ_RAM_HDR_ECC_DBE_ERR
    ILLEGALPRIWRITE
    RSP_RAM_DAT_ECC_DBE_ERR
    RSP_RAM_ECC_LIMIT_ERR
    RSP_RAM_HDR_ECC_DBE_ERR
    TXDLCREDITPARITYERR

LW_LWLTLC_TX_LNK_ERR_STATUS_1 -domain lwltlc
    AN1_TIMEOUT_VC0
    AN1_TIMEOUT_VC1
    AN1_TIMEOUT_VC2
    AN1_TIMEOUT_VC3
    AN1_TIMEOUT_VC4
    AN1_TIMEOUT_VC5
    AN1_TIMEOUT_VC6
    AN1_TIMEOUT_VC7
    TIMEOUT_VC0
    TIMEOUT_VC1
    TIMEOUT_VC2
    TIMEOUT_VC3
    TIMEOUT_VC4
    TIMEOUT_VC5
    TIMEOUT_VC6
    TIMEOUT_VC7

LW_LWLTLC_TX_LNK_PWRM_IC_INC -domain lwltlc
    LPINC

LW_LWLTLC_TX_LNK_PWRM_IC_LP_ENTER_THRESHOLD -domain lwltlc
    THRESHOLD

LW_LWLTLC_TX_LNK_PWRM_IC_SW_CTRL 12 -domain lwltlc
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDISABLE
    SOFTWAREDESIRED
        FB
        LP

LW_LWLTLC_TX_PWRM_IC_INC -domain lwltlc
    LPINC

LW_LWLTLC_TX_PWRM_IC_LP_ENTER_THRESHOLD -domain lwltlc
    THRESHOLD

LW_LWLTLC_TX_PWRM_IC_SW_CTRL -domain lwltlc
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDISABLE
    SOFTWAREDESIRED
        FB
        LP

LW_LWLTLC_TX_SYS_CTRL_BUFFER_READY -domain lwltlc
    BUFFERRDY

LW_LWLTLC_TX_SYS_ERR_STATUS_0 -domain lwltlc
    NCISOC_DAT_ECC_DBE_ERR
    NCISOC_ECC_LIMIT_ERR
    NCISOC_HDR_ECC_DBE_ERR
    NCISOC_PARITY_ERR
    TXPOISONDET
    TXRSPSTATUS_HW_ERR
    TXRSPSTATUS_PRIV_ERR
    TXRSPSTATUS_UR_ERR

LW_LWL_LWLIPT_NUM_LINKS

LW_NXBAR_TC_TILEOUTx_CTRL2 -domain nxbar -replace_array x=%d 9
    DBI_MODE
        AC
        BYPASS
        DC
        INIT

LW_PBUS_BAR0_WINDOW
    BASE
    TARGET
        SYS_MEM_COHERENT
        SYS_MEM_NONCOHERENT
        VID_MEM

LW_PBUS_BAR1_BLOCK
    MODE
        PHYSICAL

LW_PBUS_BAR1_CONFIG
    SIZE
        1G
        2G
        4G
        8G
        16G
        32G
        64G
        64M
        128G
        128M
        256M
        512M

LW_PBUS_DEBUG_0

LW_PBUS_EMULATION_REV0

LW_PBUS_EMULATION_STUB0
    GR
        REMOVED
    MSENC
        REMOVED

LW_PBUS_IFB_RDWR_ADDR

LW_PBUS_IFB_RDWR_ADDR_HI

LW_PBUS_IFB_RDWR_DATA

LW_PBUS_INTR_EN_x -replace_array x=%d 2

LW_PBUS_IST_FIRMWARE_PROGRESS
    ERROR_CODE
    STATE
        ABORTED
        COMPLETE
        NOT_STARTED
        NOT_SUPPORTED
        SEQ_RAM_LOAD_COMPLETE
        SEQ_RAM_LOAD_START
        SEQ_RAM_VERIFY_COMPLETE
        SEQ_RAM_VERIFY_START
        SEQ_SCRIPT_COMPLETE
        SEQ_SCRIPT_START
        STARTED
        TEMP_ABORTED

LW_PBUS_SW_SCRATCH 64

LW_PBUS_SW_SCRATCH1
    SMC_MODE
        OFF
        ON

LW_PBUS_SW_SCRATCH1_INFOROM_SEN

LW_PBUS_VBIOS_SCRATCH 16

LW_PC2C_C2C0_LINK_TL_PM_DEBUG0

LW_PC2C_C2C0_PLLSEC_PRIV_LEVEL_MASK

LW_PC2C_C2C0_PL_RX_DEBUG0

LW_PC2C_C2C0_PL_RX_DEBUG1

LW_PC2C_C2C0_PL_RX_DEBUG_CTRL
    SEL
        ANALOG_DEBUG
        CHAR_ERR0
        CHAR_ERR1
        CHAR_ERR2
        CHAR_PASS
        FAIL_DEBUG
        FRAME_32UI_DATA0
        FRAME_32UI_DATA1
        FRAME_32UI_DELAY
        FRAME_DEBUG0
        FRAME_DEBUG1
        FRAME_DEBUG2
        FRAME_DEBUG3
        FRAME_DEBUG4
        FSM_CMD_DET_PL2DL_STATUS
        INIT
        PHASE_PASSING0
        PHASE_PASSING1
        PHASE_PASSING2
        PHASE_PASSING3
        PHASE_PASSING4
        PI_GRAY0
        PI_GRAY1
        PI_GRAY_Q0
        PI_GRAY_Q1
        TWO_PASS_DEBUG0
        TWO_PASS_DEBUG1
        VOS_COUNT0
        VOS_COUNT1
        VOS_COUNT2
        VOS_COUNT3
        VOS_COUNT4
        VOS_STUCK_AT

LW_PC2C_C2C1_LINK_TL_PM_DEBUG0

LW_PC2C_C2C1_PLLSEC_PRIV_LEVEL_MASK

LW_PC2C_C2CS0_LINK_PM
    DIV_4_OR_DIV_8

LW_PC2C_C2CS0_LINK_TL_PM
    ENABLE
    SEL
        BIT183
        BIT188

LW_PC2C_C2CS0_LINK_TL_PM0
    BIT0_SEL
    BIT1_SEL
    BIT2_SEL
    BIT3_SEL

LW_PC2C_C2CS0_LINK_TL_PM_DEBUG0
    CNTR

LW_PC2C_C2CS0_PL_TX_TR_STATUS
    IDLE
        IDLE
    PASS
        PASS

LW_PC2C_C2CS1_LINK_PM
    DIV_4_OR_DIV_8

LW_PC2C_C2CS1_LINK_TL_PM
    ENABLE

LW_PC2C_C2CS1_LINK_TL_PM0
    BIT0_SEL
    BIT1_SEL
    BIT2_SEL
    BIT3_SEL

LW_PC2C_C2CS1_LINK_TL_PM_DEBUG0
    CNTR

LW_PCCSR_CHANNEL 4096
    ENG_FAULTED
        FALSE
        RESET
        TRUE
    PBDMA_FAULTED
        FALSE
        RESET
        TRUE

LW_PCE0_FALCON_IDLESTATE

LW_PCE1_FALCON_IDLESTATE

LW_PDISP_CLK_REM_SOR 8
    CLK_SOURCE
        DIFF_DPCLK
        DIFF_PCLK
        INIT
        SINGLE_DPCLK
        SINGLE_PCLK
    DIV
        BY_1
        BY_2
        BY_4
        BY_8
        BY_16
        BY_INIT
    HEAD
        0
        1
        2
        3
        NONE
    LINK_SPEED
        DP_1_62GHZ
        DP_2_70GHZ
        DP_5_40GHZ
        DP_8_10GHZ
        EDP_2_16GHZ
        EDP_2_43GHZ
        EDP_3_24GHZ
        EDP_4_32GHZ
        INIT
        LVDS
        TMDS
        TMDS_HIGH_SPEED
    MODE
        NORMAL
        SAFE
        XITION
    MODE_BYPASS
        DP_NORMAL
        DP_SAFE
        FEEDBACK
        INIT
        NONE
    PLL_REV_DIV
        BY_1
        BY_2
        BY_4
        BY_8
        BY_16
        BY_INIT
    STATE
        DISABLE
        ENABLE

LW_PDISP_COMP_DEBUG_0_BITS 4
    FORCECOUNTERS
        DISABLE
        ENABLE
        INIT
    LWDPS_FREEZE_CRCS
        DISABLE
        ENABLE
        INIT
    LWDPS_RESET_FILTERED_STATISTICS_GATHER_0_FIFOS
        INIT
        RESET
        RESET_DONE
    LWDPS_RESET_FILTERED_STATISTICS_GATHER_1_FIFOS
        INIT
        RESET
        RESET_DONE
    LWDPS_STRIPS_PER_FRAME
        INIT

LW_PDISP_DSI_RM_INTR_EN0_AWAKEN

LW_PDISP_DSI_RM_INTR_EN0_EXCEPTION

LW_PDISP_DSI_RM_INTR_EN0_HEAD 4

LW_PDISP_DSI_RM_INTR_EN0_OR

LW_PDISP_DSI_RM_INTR_EN0_SV

LW_PDISP_DSI_RM_INTR_EN1_AWAKEN

LW_PDISP_DSI_RM_INTR_EN1_EXCEPTION

LW_PDISP_DSI_RM_INTR_EN1_HEAD 4

LW_PDISP_DSI_RM_INTR_EN1_OR

LW_PDISP_DSI_RM_INTR_EN1_SV

LW_PDISP_DSI_VPLL
    LOCK_DLY
        100
        INIT
    MACROPLL_LOCK_DLY
        200
        INIT

LW_PDISP_FE_CHNCTL_CORE
    ALLOCATION
        ALLOCATE
        DEALLOCATE

LW_PDISP_FE_CHNSTATUS_CORE
    STATE
        DEALLOC

LW_PDISP_FE_CMGR_CLK_LINK_CTRL 6
    FRONTEND
    FRONTEND_SOR

LW_PDISP_FE_CMGR_CLK_SOR 8
    MODE_BYPASS
        DP_NORMAL

LW_PDISP_FE_CORE_HEAD_STATE 8
    OPERATING_MODE
        AWAKE
        SLEEP

LW_PDISP_FE_HW_SYS_CAP

LW_PDISP_FE_RM_INTR_EN_CTRL_DISP

LW_PDISP_FE_RM_INTR_EN_EXC_OTHER

LW_PDISP_FE_RM_INTR_EN_EXC_WIN

LW_PDISP_FE_RM_INTR_EN_HEAD_LWDPS

LW_PDISP_FE_RM_INTR_EN_HEAD_TIMING 8

LW_PDISP_FE_RM_INTR_EN_OR

LW_PDISP_FE_SW_SOR_CAP 8
    DP_8_LANES
        FALSE
        TRUE
    DP_A
        FALSE
        TRUE
    DP_B
        FALSE
        TRUE
    DUAL_TMDS
        FALSE
        TRUE
    SINGLE_LVDS_18
        FALSE
        TRUE
    SINGLE_LVDS_24
        FALSE
        TRUE
    SINGLE_TMDS_A
        FALSE
        TRUE
    SINGLE_TMDS_B
        FALSE
        TRUE

LW_PDISP_FE_SW_SYS_CAP
    SOR0_EXISTS
        YES
    SOR1_EXISTS
        YES
    SOR2_EXISTS
        YES
    SOR3_EXISTS
        YES

LW_PDISP_PIOR_DRO_DATA_DLYS0 4
    DATA0
    DATA1
    DATA2
    DATA3
LW_PDISP_PIOR_DRO_DATA_DLYS1 4
    DATA0
    DATA1
    DATA2
    DATA3
LW_PDISP_PIOR_DRO_DATA_DLYS2 4
    DATA0
    DATA1
    DATA2
    DATA3
LW_PDISP_PIOR_DRO_DATA_DLYS3 4
    DATA0
    DATA1
    DATA2
    DATA3

LW_PDISP_PIOR_IN 4
    PIN_SET
        A
        AB
        B
        INIT
        NONE

LW_PDISP_PIOR_LOOPBACK_ACTIVE_TIMING 4
    HEIGHT
    WIDTH

LW_PDISP_PIOR_LOOPBACK_CONTROL 4
    ERRCHK_CLEAR
        DONE
        INIT
        PENDING
        TRIGGER
    MODE
        DISABLE
        ENABLE
        INIT
    OUTPUT_OVERRIDE
        DISABLE
        ENABLE
        INIT
    PRBS_EN
        DISABLE
        ENABLE
        INIT
    RUN
        INIT
        PENDING
        START
        STOP
    RUN_MODE
        CONTINUOUS
        INIT
        ONE_SHOT
    RXCNT_CLEAR
        DONE
        PENDING
        TRIGGER
    RX_STATUS_CLEAR
        DONE
        PENDING
        TRIGGER
    SET_PRBS_SEED
        DONE
        INIT
        PENDING
        TRIGGER
    STATUS_CLEAR
        DONE
        PENDING
        TRIGGER
    TXCNT_CLEAR
        DONE
        PENDING
        TRIGGER
    TX_STATUS_CLEAR
        DONE
        PENDING
        TRIGGER

LW_PDISP_PIOR_LOOPBACK_ERROR_CHK0 4
    D0
    D1
    D2
    D3
    D4
    D5
    D6
    D7

LW_PDISP_PIOR_LOOPBACK_ERROR_CHK1 4
    D8
    D9
    DA
    DB
    DC
    DD
    DE
    DFP
    DNB

LW_PDISP_PIOR_LOOPBACK_PRBS_SEEDS 4
    VALUE
        INIT

LW_PDISP_PIOR_LOOPBACK_RASTER_TIMING 4
    HEIGHT
    WIDTH

LW_PDISP_PIOR_LOOPBACK_STATUS 4
    RX_FRAME_CNT
    TX_FRAME_CNT

LW_PDISP_PIOR_OUT 4
    PIN_SET
        A
        AB
        B
        INIT
        NONE

LW_PDISP_PIPE_IN_LOADV_COUNTER 4

LW_PDISP_RG_CRCA 8
    ERROR
        FALSE
        TRUE
    VALID
        FALSE
        TRUE

LW_PDISP_RG_CRCB 8

LW_PDISP_RG_DPCA 8
    LINE_CNT

LW_PDISP_RG_ELV 8

LW_PDISP_RG_IN_LOADV_COUNTER 8

LW_PDISP_RG_STATUS 8
    ACT_HEAD_OPMODE
        AWAKE
    VBLNK
        ACTIVE

LW_PDISP_RG_SWAP_LOCKOUT 8

LW_PDISP_SOR_CCRCA0 8
    CRCL
    CRCM

LW_PDISP_SOR_CCRCB0 8
    CRCL
    CRCM

LW_PDISP_SOR_CRCA 8
    MODE
        LEGACY
        WIDE_TYPE
    VALID
        FALSE
        INIT
        RESET
        TRUE

LW_PDISP_SOR_CRCB 8
    CRC
        INIT

LW_PDISP_SOR_CSTM 8

LW_PDISP_SOR_DEBUGA0 8
    VAL
        INIT
        RESET

LW_PDISP_SOR_DEBUGA1 8
    VAL
        INIT
        RESET

LW_PDISP_SOR_DEBUGB0 8
    VAL
        INIT
        RESET

LW_PDISP_SOR_DEBUGB1 8
    VAL
        INIT
        RESET

LW_PDISP_SOR_DP_LINKCTL 8 2
    ASYNC_FIFO_BLOCK
        DISABLE
        ENABLE
        INIT
    ENABLE
        INIT
        NO
        YES
    ENHANCEDFRAME
        DISABLE
        ENABLE
        INIT
    FORCE_IDLEPTTRN
        INIT
        NO
        YES
    FORMAT_MODE
        INIT
        MULTI_STREAM
        SINGLE_STREAM
    LANECOUNT
        EIGHT
        FOUR
        INIT
        ONE
        TWO
        ZERO

LW_PDISP_SOR_DP_LINKCTL0 8
    FORMAT_MODE
        SINGLE_STREAM

LW_PDISP_SOR_DP_LINKCTL1 8
    FORMAT_MODE
        SINGLE_STREAM

LW_PDISP_SOR_DP_PADCTL 8 2
    COMMONMODE_TXD_0_DP_TXD_2
        DISABLE
        ENABLE
        INIT
    COMMONMODE_TXD_1_DP_TXD_1
        DISABLE
        ENABLE
        INIT
    COMMONMODE_TXD_2_DP_TXD_0
        DISABLE
        ENABLE
        INIT
    COMMONMODE_TXD_3_DP_TXD_3
        DISABLE
        ENABLE
        INIT
    LOADADJ
        CENTER
        INIT
    PD_TXD_0
        INIT
        NO
        YES
    PD_TXD_1
        INIT
        NO
        YES
    PD_TXD_2
        INIT
        NO
        YES
    PD_TXD_3
        INIT
        NO
        YES
    REG_CTRL
        INIT
    TX_PU
        DISABLE
        ENABLE
        INIT
    TX_PU_LINK_VALUE
        INIT
    VCMMODE
        INIT
        STRONG_PULLDOWN
        TEST_MUX
        TRISTATE
        WEAK_PULLDOWN

LW_PDISP_SOR_DP_PADCTL0 8
    LOADADJ

LW_PDISP_SOR_DP_PADCTL1 8
    LOADADJ

LW_PDISP_SOR_EDATAA0 8
    VAL

LW_PDISP_SOR_EDATAB0 8
    VAL

LW_PDISP_SOR_IOBIST_CMD 8
    ADDRESS
    ERROR
        NO
        YES
    OPCODE
        READ
        WRITE

LW_PDISP_SOR_IOBIST_DATA 8
    VALUE

LW_PDISP_SOR_LANE_DRIVE_LWRRENT0 8
    LANE0_DP_LANE2
        INIT
    LANE1_DP_LANE1
        INIT
    LANE2_DP_LANE0
        INIT
    LANE3_DP_LANE3
        INIT

LW_PDISP_SOR_LANE_DRIVE_LWRRENT1 8
    LANE0_DP_LANE2
        INIT
    LANE1_DP_LANE1
        INIT
    LANE2_DP_LANE0
        INIT
    LANE3_DP_LANE3
        INIT

LW_PDISP_SOR_LANE_SEQ_CTL 8
    DELAY
        INIT
    LANE0_STATE
        POWERDOWN
        POWERUP
    LANE1_STATE
        POWERDOWN
        POWERUP
    LANE2_STATE
        POWERDOWN
        POWERUP
    LANE3_STATE
        POWERDOWN
        POWERUP
    LANE4_STATE
        POWERDOWN
        POWERUP
    LANE5_STATE
        POWERDOWN
        POWERUP
    LANE6_STATE
        POWERDOWN
        POWERUP
    LANE7_STATE
        POWERDOWN
        POWERUP
    LANE8_STATE
        POWERDOWN
        POWERUP
    LANE9_STATE
        POWERDOWN
        POWERUP
    NEW_POWER_STATE
        INIT
        PD
        PU
    SETTING_NEW
        DONE
        INIT
        PENDING
        TRIGGER

LW_PDISP_SOR_LVDS 8
    DUALLINK
        DISABLE
        ENABLE
        INIT
    PD_TXCA
        ENABLE
        INIT
    PD_TXCB
        DISABLE
        ENABLE
        INIT
    PD_TXDA_0
        ENABLE
        INIT
    PD_TXDA_1
        ENABLE
        INIT
    PD_TXDA_2
        ENABLE
        INIT
    PD_TXDA_3
        DISABLE
        ENABLE
        INIT
    PD_TXDB_0
        DISABLE
        ENABLE
        INIT
    PD_TXDB_1
        DISABLE
        ENABLE
        INIT
    PD_TXDB_2
        DISABLE
        ENABLE
        INIT
    PD_TXDB_3
        DISABLE
        ENABLE
        INIT

LW_PDISP_SOR_PLL0 8

LW_PDISP_SOR_PLL1 8
    LOADADJ

LW_PDISP_SOR_PLL2 8
    DCIR_PLL_RESET
        ALLOW
        OVERRIDE

LW_PDISP_SOR_PWR 8
    HALT_DELAY
        ACTIVE
        DONE
    MODE
        INIT
        NORMAL
        SAFE
    NORMAL_START
        ALT
        INIT
        NORMAL
    NORMAL_STATE
        INIT
        PD
        PU
    SAFE_START
        ALT
        INIT
        NORMAL
    SAFE_STATE
        INIT
        PD
        PU
    SETTING_NEW
        DONE
        INIT
        PENDING
        TRIGGER

LW_PDISP_SOR_TEST 8
    DEEP_LOOPBK
        ENABLE
    DSRC
        DEBUG
        NORMAL

LW_PDISP_SOR_TRIG 8

LW_PDISP_SOR_UPHY_LANE_PWR 8
    DATA_END0
        INIT
        NO
        YES
    DATA_END1
        INIT
        NO
        YES
    DATA_END2
        INIT
        NO
        YES
    DATA_END3
        INIT
        NO
        YES
    DATA_READY0
        INIT
        NO
        YES
    DATA_READY1
        INIT
        NO
        YES
    DATA_READY2
        INIT
        NO
        YES
    DATA_READY3
        INIT
        NO
        YES
    LANE_SEQ_OVERRIDE
        INIT
        NO
        YES
    RX_IDDQ
        INIT
        OFF
        ON
    RX_SLEEP0
        INIT
        NO
        YES
    RX_SLEEP1
        INIT
        NO
        YES
    TX_IDDQ
        INIT
        OFF
        ON
    TX_SLEEP0
        INIT
        NO
        YES
    TX_SLEEP1
        INIT
        NO
        YES
    TX_SLEEP2
        INIT
        NO
        YES
    TX_SLEEP3
        INIT
        NO
        YES

LW_PDISP_SOR_UPHY_LINK_CTRL0 8
    LOOP_OFF0
        INIT
        NO
        YES
    LOOP_OFF1
        INIT
        NO
        YES
    LOOP_OFF2
        INIT
        NO
        YES
    LOOP_OFF3
        INIT
        NO
        YES
    RESET
        INIT
        NO
        YES
    TX_BYP_DATA
        INIT
    TX_BYP_EN
        INIT
        NO
        YES
    TX_BYP_MODE
        INIT
    TX_BYP_READY
        INIT
    TX_RATE_ID
        HBR
        INIT
        RBR
    TX_RATE_PDIV
        8BITS
        10BITS
        16BITS
        20BITS
        INIT
    TX_SYNC
        INIT
        NO
        YES

LW_PDISP_SOR_UPHY_RX_ALIGNER 8
    BYPASS
        INIT
        NO
        YES
    LANE0_SYNCED
        INIT
        NO
        YES
    LANE1_SYNCED
        INIT
        NO
        YES
    REALIGN
        INIT
        NO
        YES
    SOF
        INIT

LW_PDISP_SOR_UPHY_RX_CTRL0 8
    BYP_EN
    BYP_MODE
    CAL_EN
        INIT
        NO
        YES
    CDR_EN
        INIT
        NO
        YES
    CDR_RESET
        INIT
        NO
        YES
    DATA_EN0
        INIT
        NO
        YES
    DATA_EN1
        INIT
        NO
        YES
    EOM_EN
        INIT
        NO
        YES
    EQ_RESET
        INIT
        NO
        YES
    EQ_TRAIN_EN
        INIT
        NO
        YES
    RATE_ID
        HBR
        HBR2
        HBR3
        INIT
        RBR
    RATE_PDIV
        8BITS
        10BITS
        16BITS
        20BITS
        INIT
    TERM_EN
        INIT
        NO
        YES

LW_PDISP_SOR_UPHY_RX_STATUS_LANE0 8
    BYP_DATA
    CAL_DONE
        NO
        YES
    EOM_DONE
        NO
        YES
    EOM_STATUS
    EQ_TRAIN_DONE
        NO
        YES

LW_PDISP_SOR_XBAR_CTRL 8
    BYPASS
        INIT
    LINK0_XSEL_0
        INIT
        ZERO
    LINK0_XSEL_1
        INIT
        ZERO
    LINK0_XSEL_2
        INIT
        ZERO
    LINK0_XSEL_3
        INIT
        ZERO
    LINK0_XSEL_4
        INIT
        ZERO
    LINK1_XSEL_0
        INIT
        ZERO
    LINK1_XSEL_1
        INIT
        ZERO
    LINK1_XSEL_2
        INIT
        ZERO
    LINK1_XSEL_3
        INIT
        ZERO
    LINK1_XSEL_4
        INIT
        ZERO
    LINK_SWAP
        INIT

LW_PDISP_SOR_XBAR_POL 8
    LINK0_0
        INIT
        ILWERT
        NORMAL
    LINK0_1
        INIT
        ILWERT
        NORMAL
    LINK0_2
        INIT
        ILWERT
        NORMAL
    LINK0_3
        INIT
        ILWERT
        NORMAL
    LINK0_4
        INIT
        ILWERT
        NORMAL
    LINK1_0
        INIT
        ILWERT
        NORMAL
    LINK1_1
        INIT
        ILWERT
        NORMAL
    LINK1_2
        INIT
        ILWERT
        NORMAL
    LINK1_3
        INIT
        ILWERT
        NORMAL
    LINK1_4
        INIT
        ILWERT
        NORMAL

LW_PDISP_VGA_BASE
    ADDR
        INIT
    STATUS
        INVALID
        VALID
    TARGET
        PHYS_LWM

LW_PDISP_VGA_CR_REG42
    LGY_CRC_HEAD0_COMPUTE
        DISABLE
        ENABLE

LW_PDISP_VGA_CR_REG_SCRATCH 8

LW_PERF_PMASYS_CHANNEL_CONTROL 1
    STOPVPMCAPTURE
        DOIT
    STREAM
        ENABLE

LW_PERF_PMASYS_CHANNEL_CONTROL_SELWRE 9
    STOPVPMCAPTURE
        DOIT

LW_PERF_PMASYS_CHANNEL_CONTROL_SELWRE__SIZE_1

LW_PERF_PMASYS_CHANNEL_CONTROL_USER 9
    STREAM
        ENABLE

LW_PERF_PMASYS_CHANNEL_CONTROL_USER__SIZE_1

LW_PERF_PMASYS_CHANNEL_CONTROL__SIZE_1

LW_PERF_PMASYS_CHANNEL_MEM_BYTES_ADDR 9

LW_PERF_PMASYS_CHANNEL_MEM_BYTES_ADDR__SIZE_1

LW_PERF_PMASYS_CHANNEL_OUTBASE 9

LW_PERF_PMASYS_CHANNEL_OUTBASE__SIZE_1

LW_PERF_PMASYS_CHANNEL_OUTSIZE 9

LW_PERF_PMASYS_CHANNEL_OUTSIZE__SIZE_1

LW_PERF_PMASYS_COMMAND_SLICE_TRIGGER_CONTROL 9
    STOPVPMCAPTURE
        DOIT

LW_PERF_PMASYS_COMMAND_SLICE_TRIGGER_CONTROL__SIZE_1

LW_PERF_PMASYS_CONTROL
    STOPVPMCAPTURE
        DOIT
    STREAM
        ENABLE

LW_PERF_PMASYS_CONTROLREG
    LEGACY_MODE
        DISABLE
        ENABLE

LW_PERF_PMASYS_ENGINESTATUS

LW_PERF_PMASYS_FBP_TRIGGER_CONFIG_MIXED_MODE
    ENGINE
        INIT
    ENGINE_CE0
    ENGINE_CE1
    ENGINE_CE2
    ENGINE_CE3
    ENGINE_CE4
    ENGINE_CE5
    ENGINE_CE6
    ENGINE_CE7
    ENGINE_CE8
    ENGINE_CE9
    ENGINE_CESHIM
    ENGINE_GR
    ENGINE_GR1
    ENGINE_GR2
    ENGINE_GR3
    ENGINE_GR4
    ENGINE_GR5
    ENGINE_GR6
    ENGINE_GR7
    ENGINE_GSP
    ENGINE_HOST
    ENGINE_LWDEC
    ENGINE_LWENC0
    ENGINE_LWENC1
    ENGINE_LWENC2
    ENGINE_LWENC3
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_FBP_TRIGGER_CONFIG_MIXED_MODEB
    ENGINE_LWDEC4
    ENGINE_LWJPG
    ENGINE_OFA
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_FBP_TRIGGER_START_MASK
    ENGINE
        INIT
    ENGINE_CE0
    ENGINE_CE1
    ENGINE_CE2
    ENGINE_CE3
    ENGINE_CE4
    ENGINE_CE5
    ENGINE_CE6
    ENGINE_CE7
    ENGINE_CE8
    ENGINE_CE9
    ENGINE_CESHIM
    ENGINE_GR
    ENGINE_GR1
    ENGINE_GR2
    ENGINE_GR3
    ENGINE_GR4
    ENGINE_GR5
    ENGINE_GR6
    ENGINE_GR7
    ENGINE_GSP
    ENGINE_HOST
    ENGINE_LWDEC
    ENGINE_LWENC0
    ENGINE_LWENC1
    ENGINE_LWENC2
    ENGINE_LWENC3
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_FBP_TRIGGER_START_MASKB
    ENGINE_LWDEC4
    ENGINE_LWJPG
    ENGINE_OFA
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_FBP_TRIGGER_STOP_MASK
    ENGINE
        INIT
    ENGINE_CE0
    ENGINE_CE1
    ENGINE_CE2
    ENGINE_CE3
    ENGINE_CE4
    ENGINE_CE5
    ENGINE_CE6
    ENGINE_CE7
    ENGINE_CE8
    ENGINE_CE9
    ENGINE_CESHIM
    ENGINE_GR
    ENGINE_GSP
    ENGINE_HOST
    ENGINE_LWDEC
    ENGINE_LWENC0
    ENGINE_LWENC1
    ENGINE_LWENC2
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_FBP_TRIGGER_STOP_MASKB
    ENGINE_LWDEC4
    ENGINE_LWJPG
    ENGINE_OFA
    ENGINE_PMA
    ENGINE_PWR
    ENGINE_SEC

LW_PERF_PMASYS_MEM_BYTES_ADDR

LW_PERF_PMASYS_OUTBASE

LW_PERF_PMASYS_OUTSIZE

LW_PERF_PMASYS_TRIGGER_GLOBAL
    ENABLE
        DISABLED
        ENABLED
    MANUAL_START
        PULSE
    MANUAL_STOP
        PULSE
    TESLA_TRIGGER_MODE_FBP
        ENABLE
        INIT
    TESLA_TRIGGER_MODE_GPC
        ENABLE
        INIT
    TESLA_TRIGGER_MODE_SYS
        ENABLE
        INIT

LW_PERF_PMMFBPROUTER_CG2
    SLCG
        DISABLED
        ENABLED
        INIT
        _PROD

LW_PERF_PMMFBP_CHIPLET1_ROUTER_CG2

LW_PERF_PMMFBP_CLAMP_CYA_CONTROL 32
    ENABLECYA
        DISABLE
        ENABLE
    VAL
LW_PERF_PMMFBP_CLAMP_CYA_CONTROL__SIZE_1

LW_PERF_PMMFBP_CLRFLAG_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC

LW_PERF_PMMFBP_CLRFLAG_OP__SIZE_1

LW_PERF_PMMFBP_CONTROL 32
    ADDTOCTR
        2X4B4I
        4444
        EVENT4
        EVENT6
        INCR
        TRIG4
        TRIG6
        VIVEK
    CLEAR_EVENT_ONCE
        DISABLE
        ENABLE
    CTXSW_MODE
        DISABLED
        ENABLED
    CTXSW_TIMER
        DISABLE
        ENABLE
    DRIVE_DEBUG_PORT
        NORMAL
        OBSERVE
    DRIVE_DFD_TRIGGER
        DEBUG
        NORMAL
    EVENT_SYNC_MODE
        LEVEL
        PULSE
    FLAG_SYNC_MODE
        LEVEL
        PULSE
    MODE
        A
        B
        C
        DISABLE
        E
        F
        G
    MODEC_4X16_4X32
        DISABLE
        RECONFIGURE
    OUTSTARTMASK
        MASK
        NORMAL
    PERFMONID
    RECORD
        16B
        32B
    SHADOW_STATE
        INVALID
        OVERFLOW
        VALID
    STATE
        CAPTURE
        IDLE
        WAIT_TRIG0
        WAIT_TRIG1
    TIMEBASE_CYCLES
        1K
        2K
        4K
        8K
        16K
        32K
        64K
        DISABLED
    WBMASK
        DISABLE
        ENABLE
LW_PERF_PMMFBP_ENGINE_SEL 32
    START
LW_PERF_PMMFBP_ENGINE_SEL_SIZE_1

LW_PERF_PMMFBP_EVENTCNT 32
    VAL
LW_PERF_PMMFBP_EVENTCNT__SIZE_1

LW_PERF_PMMFBP_EVENT_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC
    SSEL3
LW_PERF_PMMFBP_EVENT_OP__SIZE_1

LW_PERF_PMMFBP_EVENT_SEL 32
    SEL0
    SEL1
    SEL2
    SEL3
LW_PERF_PMMFBP_EVENT_SEL__SIZE_1

LW_PERF_PMMFBP_LTC0_SIGVAL_PMA_TRIGGER

LW_PERF_PMMFBP_RAWCNT0 32
    VAL
LW_PERF_PMMFBP_RAWCNT0__SIZE_1

LW_PERF_PMMFBP_RAWCNT1 32
    VAL
LW_PERF_PMMFBP_RAWCNT1__SIZE_1

LW_PERF_PMMFBP_RELEASE 32
    SHADOWS
        DOIT
LW_PERF_PMMFBP_RELEASE__SIZE_1

LW_PERF_PMMFBP_SAMPLECNT 32
    VAL
LW_PERF_PMMFBP_SAMPLECNT__SIZE_1

LW_PERF_PMMFBP_SAMPLE_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC
    SSEL3
LW_PERF_PMMFBP_SAMPLE_OP__SIZE_1

LW_PERF_PMMFBP_SAMPLE_SEL 32
    SEL0
    SEL1
    SEL2
    SEL3
LW_PERF_PMMFBP_SAMPLE_SEL__SIZE_1

LW_PERF_PMMFBP_SETFLAG_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC

LW_PERF_PMMFBP_SETFLAG_OP__SIZE_1

LW_PERF_PMMFBP_STARTEXPERIMENT 32
    START
        DOIT
LW_PERF_PMMFBP_STARTEXPERIMENT__SIZE_1

LW_PERF_PMMFBP_THRESHOLD 32
    VAL
LW_PERF_PMMFBP_THRESHOLD__SIZE_1

LW_PERF_PMMFBP_TRIG0_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC
LW_PERF_PMMFBP_TRIG0_OP__SIZE_1

LW_PERF_PMMFBP_TRIG0_SEL 32
    SEL0
    SEL1
    SEL2
    SEL3
LW_PERF_PMMFBP_TRIG0_SEL__SIZE_1

LW_PERF_PMMFBP_TRIG1_OP 32
    DSEL0
    DSEL0_TO_SEL2
    DSEL1
    DSEL1_TO_SEL3
    FUNC
LW_PERF_PMMFBP_TRIG1_OP__SIZE_1

LW_PERF_PMMFBP_TRIG1_SEL 32
    SEL0
    SEL1
    SEL2
    SEL3
LW_PERF_PMMFBP_TRIG1_SEL__SIZE_1

LW_PERF_PMMFBP_TRIGGERCNT 32
    VAL
LW_PERF_PMMFBP_TRIGGERCNT__SIZE_1

LW_PEXTDEV_BOOT_0
    STRAP_3GIO_PADCFG_LUT_ADR
    STRAP_CRYSTAL
        27000K
    STRAP_FB
        1G
        2G
        4G
        8G
        16G
        32G
        64G
        64M
        128G
        128M
        256M
        512M
    STRAP_OVERWRITE
        ENABLED
    STRAP_PCI_DEVID
        INIT
    STRAP_PEX_PLL_EN_TERM100
        EN
    STRAP_RAMCFG
    STRAP_SUB_VENDOR
        BIOS
    STRAP_TVMODE
    STRAP_USER

LW_PEXTDEV_BOOT_3
    STRAP_1_OVERWRITE
        ENABLED
    STRAP_1_SLOT_CLK_CFG
        ENABLE
    STRAP_1_SMB_ALT_ADDR
        ENABLED

LW_PFALCON2_FALCON_BROM_LWRR_UCODE_ID

LW_PFALCON2_FALCON_BROM_ENGIDMASK

LW_PFALCON2_FALCON_BROM_PARAADDR 1

LW_PFALCON2_FALCON_MOD_SEL

LW_PFALCON2_FALCON_UCODE_VERSION 16

LW_PFALCON2_RISCV_BCR_CTRL
    CORE_SELECT
        FALCON
        RISCV
    VALID
        FALSE
        TRUE

LW_PFALCON2_RISCV_BR_RETCODE
    RESULT
        FAIL
        INIT
        PASS
        RUNNING

LW_PFALCON_FALCON_BOOTVEC
    VEC

LW_PFALCON_FALCON_CPUCTL
    HALTED
        TRUE
    HRESET
    SRESET
    STARTCPU
        TRUE
    STOPPED

LW_PFALCON_FALCON_DMACTL
    DMEM_SCRUBBING
        DONE
        PENDING
    IMEM_SCRUBBING
        DONE
        PENDING
    REQUIRE_CTX
        FALSE
        TRUE

LW_PFALCON_FALCON_DMATRFCMD
    FULL
        FALSE
    IDLE
        TRUE

LW_PFALCON_FALCON_DMEMC 8
    AINCR
        FALSE
        INIT
        TRUE
    AINCW
        FALSE
        INIT
        TRUE
    BLK
        INIT
    OFFS
        INIT

LW_PFALCON_FALCON_DMEMD 4

LW_PFALCON_FALCON_EXCI
    EXCAUSE
        DMEM_PERMISSION_INS
    EXPC

LW_PFALCON_FALCON_EXCI2

LW_PFALCON_FALCON_HWCFG
    DMEM_SIZE
    IMEM_SIZE

LW_PFALCON_FALCON_ICD_CMD
    IDX
        SEC
    OPC
        RUN
        STOP
        WREG

LW_PFALCON_FALCON_ICD_PRIV_LEVEL_MASK
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFALCON_FALCON_ICD_WDATA

LW_PFALCON_FALCON_IMEMC 8
    AINCR
        FALSE
        INIT
        TRUE
    AINCW
        FALSE
        INIT
        TRUE
    BLK
        INIT
    OFFS
        INIT
    SECURE
        INIT

LW_PFALCON_FALCON_IMEMD 4

LW_PFALCON_FALCON_IMEMT 4

LW_PFALCON_FALCON_IRQMCLR
    HALT
        SET

LW_PFALCON_FALCON_IRQSSET
    SWGEN0
        SET
    SWGEN1

LW_PFALCON_FALCON_MAILBOX0

LW_PFALCON_FALCON_MAILBOX1

LW_PFALCON_FALCON_SCTL
    UCODE_LEVEL

LW_PFBFALCON_FIRMWARE_MAILBOX 16

LW_PFBFALCON_FIRMWARE_MAILBOX__SIZE_1

LW_PFB_FBHUB_ACCESS_COUNTER_NOTIFY_BUFFER_INFO 64 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_ACCESS_COUNTER_NOTIFY_BUFFER_INFO
    WRITE_NACK
        TRUE

LW_PFB_FBPA_0_CFG1 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    BANK

LW_PFB_FBPA_0_CRC -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ERROR_CNT
    RESET_ERROR_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_CRC_DEBUG -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    SUBP0_RD_ERR
        CLEAR
    SUBP0_RD_RPL
        CLEAR
    SUBP0_WR_ERR
        CLEAR
    SUBP0_WR_RPL
        CLEAR
    SUBP1_RD_ERR
        CLEAR
    SUBP1_RD_RPL
        CLEAR
    SUBP1_WR_ERR
        CLEAR
    SUBP1_WR_RPL
        CLEAR

LW_PFB_FBPA_0_CRC_ERROR_COUNT_RD_BYTE -replace_array 0*=LW_FBPA_PRI_STRIDE 24 8
    ERRCNT
        INIT
LW_PFB_FBPA_0_CRC_ERROR_COUNT_RD_BYTE__SIZE_1

LW_PFB_FBPA_0_CRC_ERROR_COUNT_WR_BYTE -replace_array 0*=LW_FBPA_PRI_STRIDE 24 8
    ERRCNT
        INIT
LW_PFB_FBPA_0_CRC_ERROR_COUNT_WR_BYTE__SIZE_1

LW_PFB_FBPA_0_CRC_ERROR_MAX_DELTA -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    VALUE

LW_PFB_FBPA_0_CRC_ERROR_RATE -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    EXCEEDED
        CLEAR
        NO
        YES
    LIMIT
    TICK_CLOCK
        LTCCLK
        MEMREF

LW_PFB_FBPA_0_CRC_RD -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ERROR_CNT
    RESET_ERROR_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_CRC_TICK -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    VALUE

LW_PFB_FBPA_0_CRC_TRIGGER -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    BYTE_NUM

LW_PFB_FBPA_0_CRC_WR -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ERROR_CNT
    RESET_ERROR_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_CSTATUS -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    RAMAMOUNT

LW_PFB_FBPA_0_DEBUG_2 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    HBM2_PC_FLIP_STRAP
    HBM3_PC_FLIP_STRAP

LW_PFB_FBPA_0_DQR_STATUS_DQ_ICx_SUBPy -replace_array 0*=LW_FBPA_PRI_STRIDE 24 -replace_array x=%d 2 -replace_array y=%d 2
    VALUE

LW_PFB_FBPA_0_DQR_STATUS_VLD -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    IC0_SUBP0
        INVALID
        VALID
    IC0_SUBP1
        INVALID
        VALID
    IC1_SUBP0
        INVALID
        VALID
    IC1_SUBP1
        INVALID
        VALID

LW_PFB_FBPA_0_ECC_CONTROL -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_ECC_ERR_INJECTION_ADDR -replace_array 0*=LW_FBPA_PRI_STRIDE 24 4

LW_PFB_FBPA_0_ECC_ERR_INJECTION_ADDR_EXT -replace_array 0*=LW_FBPA_PRI_STRIDE 24 4

LW_PFB_FBPA_0_FBIO_HBMPLL_COEFF -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_LINK_REPAIR_CHANNELx_DWORDy -replace_array 0*=LW_FBPA_PRI_STRIDE 24 -replace_array x=%d 2 -replace_array y=%d 4
    BYPASS
    CODE

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_DATA -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_DATA__PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_INSTR -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    HBM_NORMAL_MODE
        INIT
    HBM_WIR

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_INSTR__PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_MODE -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_MODE__PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_STATUS -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    BRIDGE_STATE
        IDLE

LW_PFB_FBPA_0_FBIO_HBM_TEST_I1500_STATUS__PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_HBM_TEST_MACRO -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    DRAM_RESET
        DISABLED
        ENABLED
    DRAM_WRST_RESET
        DISABLED
        ENABLED

LW_PFB_FBPA_0_FBIO_HBM_TEST_MACRO__PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_FBIO_I1500_DATA_PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_0_FBIO_I1500_PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_0_FBIO_SERIAL_PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_0_FBIO_VEND_ID_C0

LW_PFB_FBPA_0_FBIO_VEND_ID_C1

LW_PFB_FBPA_0_GENERIC_MRS4 -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_GENERIC_MRS14 -replace_array 0*=LW_FBPA_PRI_STRIDE 24

LW_PFB_FBPA_0_HBM_CHAR -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    DBI
        DISABLED
        ENABLED
    ECC
        DISABLED
        ENABLED

LW_PFB_FBPA_0_MEM_PRIV_LEVEL_MASK
    READ_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_0_REFCTRL -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    VALID
        0
        1

LW_PFB_FBPA_0_REPLAY_CYCLES_SUBP0 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    MAX_CNT
    RESET_MAX_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_REPLAY_CYCLES_SUBP1 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    MAX_CNT
    RESET_MAX_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_REPLAY_RETRY_SUBP0 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    MAX_CNT
    RESET_MAX_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_REPLAY_RETRY_SUBP1 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    MAX_CNT
    RESET_MAX_CNT
        DISABLE
        ENABLE

LW_PFB_FBPA_0_ROW_REMAP_RD -replace_array 0*=LW_FBPA_PRI_STRIDE 24 4
    BANK
    ENTRY
    ENTRY_VLD
    EXT_BANK
    ROW
    TRIGGER

LW_PFB_FBPA_0_ROW_REMAP_WR -replace_array 0*=LW_FBPA_PRI_STRIDE 24 4
    BANK
    ENTRY
    EXT_BANK
    ROW

LW_PFB_FBPA_0_TESTCMD -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ADR
    ADR_UPPER
    BANK
    BANK_4
    CAS
    CKE
    CS0
    CS1
    GO
    HOLD
    RAS
    RES
    WE

LW_PFB_FBPA_0_TESTCMD_EXT -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ADR_DRAM1
    LAM_CMD

LW_PFB_FBPA_0_TESTCMD_EXT_1 -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    ACT
    CSB0
    CSB1

LW_PFB_FBPA_0_TRAINING_ARRAY_CTRL -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    GDDR5_COMMANDS
        DISABLED
        ENABLED
    PRBS_MODE
        DISABLE
        ENABLE

LW_PFB_FBPA_0_TRAINING_DEBUG_CTRL -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2
    SELECT
        HBM_CHAR_1ST_ERR_ADDR
        HBM_CHAR_1ST_ERR_DBI
        HBM_CHAR_1ST_ERR_DQ_L
        HBM_CHAR_1ST_ERR_DQ_U
        HBM_CHAR_1ST_ERR_ECC
        HBM_CHAR_ERRCNT_WIDE0
        HBM_CHAR_ERRCNT_WIDE1
        HBM_CHAR_ERRCNT_WIDE2
        HBM_CHAR_ERRCNT_WIDE3
        HBM_CHAR_ERRCNT_WIDE4
        HBM_CHAR_ERRCNT_WIDE5
        HBM_CHAR_ERRCNT_WIDE6
        HBM_CHAR_ERRCNT_WIDE7
        HBM_CHAR_ERRCNT_WIDE8
        HBM_CHAR_ERRCNT_WIDE9

LW_PFB_FBPA_0_TRAINING_DEBUG_DQx -replace_array 0*=LW_FBPA_PRI_STRIDE 24 -replace_array x=%d 4 2

LW_PFB_FBPA_0_TRAINING_DP -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2

LW_PFB_FBPA_0_TRAINING_DP_CNTD -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2

LW_PFB_FBPA_0_TRAINING_PATTERN_PTR -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2

LW_PFB_FBPA_0_TRAINING_STATUS -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2
    SUBP0_STATUS
        FINISHED
        RUNNING
    SUBP1_STATUS
        FINISHED
        RUNNING

LW_PFB_FBPA_0_UC_CTL -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2
    ENABLE
        FALSE

LW_PFB_FBPA_0_UC_DATA -replace_array 0*=LW_FBPA_PRI_STRIDE 24 2

LW_PFB_FBPA_0_UC_PRIV_LEVEL_MASK -replace_array 0*=LW_FBPA_PRI_STRIDE 24
    READ_PROTECTION_LEVEL3
        ENABLE
    WRITE_PROTECTION_LEVEL3
        ENABLE

LW_PFB_FBPA_2_READ_BANKQ_CFG
    BANK_HIT
        DISABLED

LW_PFB_FBPA_BANK_SWIZZLE

LW_PFB_FBPA_CFG0
    ABI
        DISABLED
    BL
        BL16
    BURST_LENGTH
        4
        8
    CLAMSHELL
        X16
        X32
    DRAM_ACK
    DRAM_ACPD
        ACTIVE_POWERDOWN
        NO_POWERDOWN
    EXTBANK
        0
        1
    RDEDC
        ENABLED
    REPLAY
        ENABLED
    WREDC
        ENABLED
    X8
        ENABLED

LW_PFB_FBPA_CFG1
    BANK
        2
        3
        4
    COL
        8
    NUM_BANKS_PER_ROW_BG
        2
        4
        8
    ROWA
        10
        14
        17
    ROWB
        10

LW_PFB_FBPA_CFG2
    ROWA_MAX_ROW_COUNT

LW_PFB_FBPA_CFG3
    ROWB_MAX_ROW_COUNT

LW_PFB_FBPA_CONFIG4
    REFRESH
        MAX
    REFRESH_LO
        MAX

LW_PFB_FBPA_CSTATUS
    RAMAMOUNT

LW_PFB_FBPA_ECC_ADDR_EXT2_LEGACY 4
    SOURCE
        DRAM
        DRAM_AND_GPU
        GPU
        UNDEFINED

LW_PFB_FBPA_ECC_CONTROL
    ECC_WRITE_KILL
        ADR
        DISABLED
        ENABLED
    MASTER_EN
        ENABLED
    SIDEBAND_EN
        DISABLED
        ENABLED
        _PROD
    WRITE_KILL_PTR0
        INIT
    WRITE_KILL_PTR0_EN
        FALSE
        TRUE
    WRITE_KILL_PTR1
        INIT
    WRITE_KILL_PTR1_EN
        FALSE
        TRUE
    WRITE_KILL_PTR_MODE
        ADR
        ALL
        OFF

LW_PFB_FBPA_ECC_ERR_INJECTION_ADDR 4
    BANK
    COL
    EXTBANK
    PC
    ROW

LW_PFB_FBPA_ECC_ERR_INJECTION_ADDR_EXT 4

LW_PFB_FBPA_FALCON_MONITOR

LW_PFB_FBPA_FBIO_BROADCAST
    CMD_MAPPING
        GDDR3_BGA136
        GDDR3_GT215_COMP
        GDDR5_170
        GDDR5_170_MIRR
        GDDR5_170_MIRR_X8
        GDDR5_170_X8
        GDDR5_GT215_COMP
        GENERIC
        GENERIC2
        SDDR3_BGA100
        SDDR4_BGA78
    DDR_MODE
        DDR1
        DDR2
        DDR4
        GDDR3
        GDDR5
        GDDR5X
        GDDR6
        GDDR6X
        HBM1
        HBM2
        HBM3
        LPDDR3
        LPDDR4
        MS01
        SDDR4

LW_PFB_FBPA_FBIO_CFG11
    VEND_ID_C0_LOAD_EN
    VEND_ID_C1_LOAD_EN

LW_PFB_FBPA_FBIO_CFG_PWRD
    DIFFAMP_PWRD
        DISABLE
        ENABLE
    DQ_RX_DIGDLL_PWRD
        DISABLE
        ENABLE
    DQ_RX_GDDR5_PWRD
        DISABLE
        ENABLE
    RDQS_RX_GDDR5_PWRD
        DISABLE
        ENABLE

LW_PFB_FBPA_FBIO_CONFIG_DBI
    IN_ON
        DISABLED
        ENABLED
    OUT_MODE
        SSO
    OUT_ON
        DISABLED
        ENABLED

LW_PFB_FBPA_FBIO_HBMPLL_COEFF
    MDIV
    NDIV
    PLDIV

LW_PFB_FBPA_FBIO_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PFB_FBPA_FBIO_PWR_CTRL
    DYNAMIC_DQS_RCVR_PWRD
        DISABLE

LW_PFB_FBPA_GENERIC_MRS
    ADR_HBM_RDBI
    ADR_HBM_WDBI

LW_PFB_FBPA_GENERIC_MRS1
    ADR_GDDR5_RDBI
        DISABLED
        ENABLED
    ADR_GDDR5_WDBI
        DISABLED
        ENABLED
    ADR_GDDR6X_CABI
        DISABLED
        ENABLED

LW_PFB_FBPA_GENERIC_MRS8

LW_PFB_FBPA_GENERIC_MRS15

LW_PFB_FBPA_HBM_CFG0
    DUAL_RANK
        DISABLE
        ENABLE
    DUAL_RANK_BANK
        8
        16
    NUM_SIDS
        1
        2
        3

LW_PFB_FBPA_HBM_CHAR
    DBI
        DISABLED
        ENABLED
    ECC
        DISABLED
        ENABLED
    PC
        PC01
    PIN

LW_PFB_FBPA_HISECTESTCMD_PRIV_LEVEL_MASK
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_MC_0_PRI_FBPA_CG

LW_PFB_FBPA_MC_1_PRI_FBPA_CG

LW_PFB_FBPA_MC_2_FBIO_HBMPLL_COEFF
    MDIV
    NDIV
    PLDIV

LW_PFB_FBPA_MC_2_FBIO_HBM_TEST_I1500_DATA

LW_PFB_FBPA_MC_2_FBIO_HBM_TEST_I1500_INSTR
    HBM_NORMAL_MODE
        INIT
    HBM_WIR

LW_PFB_FBPA_MC_2_FBIO_HBM_TEST_I1500_MODE

LW_PFB_FBPA_MC_2_FBIO_HBM_TEST_I1500_STATUS
    BRIDGE_STATE
        IDLE

LW_PFB_FBPA_MC_2_FBIO_HBM_TEST_MACRO
    DRAM_RESET
        DISABLED
        ENABLED
    DRAM_WRST_RESET
        DISABLED
        ENABLED

LW_PFB_FBPA_MC_2_PRI_FBPA_CG

LW_PFB_FBPA_MEM_DRAMID_PRIV_LEVEL_MASK
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PFB_FBPA_MEM_PRIV_LEVEL_MASK
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PFB_FBPA_PIN
    CKE

LW_PFB_FBPA_PRI_FBPA_CG

LW_PFB_FBPA_READSCHEDULE_FIFO

LW_PFB_FBPA_READ_FT_CFG
    MAX_CHAIN
    PAGE_SIZE
        1K

LW_PFB_FBPA_REFCTRL
    VALID
        0
        1

LW_PFB_FBPA_ROW_REMAP
    ENABLE
        TRUE

LW_PFB_FBPA_TESTCMD

LW_PFB_FBPA_TESTCMD_EXT
    ACT
        HBM_SELF_REF_ENTRY1
        INIT

LW_PFB_FBPA_TIMING21
    REFSB_DUAL_REQUEST
        DISABLED
        ENABLED

LW_PFB_FBPA_TRAINING_ADDR_CORS_CTRL
    STEP
        INIT

LW_PFB_FBPA_TRAINING_ADR 2
    BANK
    EXTBANK
        INIT
    ROW

LW_PFB_FBPA_TRAINING_CHAR_BURST
    COUNT

LW_PFB_FBPA_TRAINING_CHAR_CTRL
    ANALYSIS_PIN
        ALL
        DQ0
    DBI_COMPARE_MODE
        DATA
        PATTERN
    DBI_THRESHOLD
    ERR_LIMIT
        INIT
    HOLD_TRAFFIC
    MODE
        SINGLE
        SWEEP
    NUM_BANKS
        2
    REFRESH
        DISABLED
        ENABLED
    START_COUNT
        ACCUMULATE
        ZERO
    STOP_ON_ERROR
        DISABLED
    SWEEP_START
        ABSOLUTE

LW_PFB_FBPA_TRAINING_CHAR_SWEEP_CTRL
    MAX
        INIT
    MIN
        INIT
    SETTING
        DQ_IB_INTRPLTR
    STEP

LW_PFB_FBPA_TRAINING_CHAR_TURN
    COUNT

LW_PFB_FBPA_TRAINING_CMD 2
    ADR
        DISABLED
        ENABLED
    CHAR_ENGINE
        DISABLED
        ENABLED
    CONTROL
        TRIMMER
    GO
        NOW
    PERIODIC
        DISABLED
    QUSE
        DISABLED
    QUSE_PRIME
        DISABLED
    RD
        ENABLED
    RW_LEVEL
        BYTE
    STEP
        INIT
    STROBE
        DISABLED
    WCK
        DISABLED
    WR
        ENABLED

LW_PFB_FBPA_TRAINING_CMD__SIZE_1

LW_PFB_FBPA_TRAINING_CTRL
    GDDR5_COMMANDS
        DISABLED
        ENABLED

LW_PFB_FBPA_TRAINING_DP 2

LW_PFB_FBPA_TRAINING_DP_CNTD 2
    DBI
    EDC
    SEL
        CHAR_ENGINE

LW_PFB_FBPA_TRAINING_LEGACY_CTRL

LW_PFB_FBPA_TRAINING_PATRAM
    CHAR_MAX
    CHAR_MIN

LW_PFB_FBPA_TRAINING_PATRAM_COUNTER
    ENABLE
        DISABLED
        ENABLED
    MAX
    THRESHOLD

LW_PFB_FBPA_TRAINING_PATTERN_PTR 2
    ACT_ADR
        ENABLED
    DP

LW_PFB_FBPA_TRAINING_RW_LDFF_CTRL
    CMD_CNT

LW_PFB_FBPA_UC_CTL 2
    ENABLE
        TRUE
    LOAD_ADDR
    LOAD_ENABLE
        TRUE
    START_ADDR

LW_PFB_FBPA_UC_DATA 2

LW_PFB_HSHUB_IG_CE2HSH_CFG 5
    CONCAT_WR_EN
        OFF
        ON
    FORCE_DIS_L2BYPASS_PEERMEM
        OFF
        ON
    FORCE_DIS_L2BYPASS_SYSMEM
        OFF
        ON
    IGNORE_WAKEUP
        DIS
        EN
    MERGE_WR_EN
        OFF
        ON
    LWL_256B_PEERMEM_EN
        OFF
        ON
    LWL_256B_SYSMEM_EN
        OFF
        ON

LW_PFB_HSHUB__SIZE_1

LW_PFB_NISO_ACCESS_COUNTER_NOTIFY_BUFFER_CLR
    ALL_COUNTERS
        CLR
    MIMC
        CLR
    MOMC
        CLR

LW_PFB_NISO_ACCESS_COUNTER_NOTIFY_BUFFER_INFO
    WRITE_NACK
        TRUE

LW_PFB_NISO_SCRUB_END_ADDR

LW_PFB_NISO_SCRUB_LAST_ADDR_STATUS

LW_PFB_NISO_SCRUB_PATTERN

LW_PFB_NISO_SCRUB_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
         ENABLE

LW_PFB_NISO_SCRUB_START_ADDR

LW_PFB_NISO_SCRUB_START_ADDR_STATUS

LW_PFB_NISO_SCRUB_STATUS
       FLAG
          PENDING

LW_PFB_NISO_SCRUB_TRIGGER
       DIRECTION
          HIGH_TO_LOW
          LOW_TO_HIGH
       FLAG
          DISABLED
          ENABLED

LW_PFB_PRI_MMU_CC_TRUST_LEVEL_B
    CE

LW_PFB_PRI_MMU_CC_TRUST_LEVEL_TRUSTED

LW_PFB_PRI_MMU_CTRL
    PRI_FIFO_EMPTY
        TRUE
    PRI_FIFO_SPACE

LW_PFB_PRI_MMU_FAULT_ADDR_HI -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_ADDR_HI
    ADDR

LW_PFB_PRI_MMU_FAULT_ADDR_LO -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_ADDR_LO
    ADDR
    PHYS_APERTURE

LW_PFB_PRI_MMU_FAULT_INFO -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_INFO
    ACCESS_TYPE
    CLIENT
    FAULT_TYPE
    GPC_ID
    VALID

LW_PFB_PRI_MMU_FAULT_INST_HI -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_INST_HI
    ADDR

LW_PFB_PRI_MMU_FAULT_INST_LO -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_INST_LO
    ADDR
    APERTURE
    ENGINE_ID

LW_PFB_PRI_MMU_FAULT_STATUS -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_FAULT_STATUS
    NON_REPLAYABLE
    REPLAYABLE
    REPLAYABLE_OVERFLOW
        RESET
    VALID
        CLEAR

LW_PFB_PRI_MMU_ILWALIDATE -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_ILWALIDATE
    ALL_PDB
        FALSE
        TRUE
    ALL_VA
        FALSE
        TRUE
    CACHE_LEVEL
        ALL
        PTE_ONLY
        UP_TO_PDE0
        UP_TO_PDE1
        UP_TO_PDE2
        UP_TO_PDE3
    ILWAL_SCOPE
        ALL_TLBS
        LINK_TLBS
        NON_LINK_TLBS
    SYS_MEMBAR
        FALSE
        TRUE
    TRIGGER
        FALSE
        TRUE

LW_PFB_PRI_MMU_ILWALIDATE_PDB -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_ILWALIDATE_PDB
    ADDR
    APERTURE
        SYS_MEM
        VID_MEM

LW_PFB_PRI_MMU_ILWALIDATE_UPPER_PDB -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_ILWALIDATE_UPPER_PDB
    ADDR

LW_PFB_PRI_MMU_ILWALIDATE_UPPER_VADDR -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_ILWALIDATE_UPPER_VADDR
    BITS

LW_PFB_PRI_MMU_ILWALIDATE_VADDR -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_MMU_ILWALIDATE_VADDR
    BITS

LW_PFB_PRI_MMU_MEM_PARTITION_BOTTOM

LW_PFB_PRI_MMU_MEM_PARTITION_BOUNDARY_CFG0

LW_PFB_PRI_MMU_MEM_PARTITION_MIDDLE

LW_PFB_PRI_MMU_MEM_PARTITION_SELWRE_TOP

LW_PFB_PRI_MMU_NUM_ACTIVE_LTCS
    SLICE_MODE
        FOUR
        TWO
        ZERO

LW_PFB_PRI_MMU_VMMU_CFG0
    SEGMENT_SIZE
        512MB -virtual_export

LW_PFB_PRI_MMU_VPR_ADDR_HI
    VAL

LW_PFB_PRI_MMU_VPR_ADDR_HI_ALIGNMENT

LW_PFB_PRI_MMU_VPR_ADDR_LO
    VAL

LW_PFB_PRI_MMU_VPR_ADDR_LO_ALIGNMENT

LW_PFB_PRI_MMU_VPR_CYA_HI

LW_PFB_PRI_MMU_VPR_CYA_LO
    IN_USE
        TRUE

LW_PFB_PRI_MMU_VPR_INFO
    ADDR
        ALIGNMENT
    DATA
    FETCH
        TRUE
    INDEX
        ADDR_HI
        ADDR_LO

LW_PFB_PRI_MMU_VPR_MODE
    FETCH
        TRUE
    IN_USE
        FALSE
        TRUE

LW_PFB_PRI_MMU_VPR_WPR
    VAL

LW_PFB_PRI_MMU_VPR_WPR_WRITE
    ADDR
        ALIGNMENT
    ALLOW_READ_WPR1
    ALLOW_READ_WPR2
    ALLOW_WRITE_WPR1
    ALLOW_WRITE_WPR2
    DATA
    INDEX
        VPR_ADDR_HI
        VPR_ADDR_LO
        VPR_CYA_HI
        VPR_CYA_LO
        WPR1_ADDR_HI
        WPR1_ADDR_LO
        WPR2_ADDR_HI
        WPR2_ADDR_LO
        WPR_ALLOW_READ
        WPR_ALLOW_WRITE
    VPR_CYA_LO_IN_USE

LW_PFB_PRI_MMU_WPR1_ADDR_HI
    VAL

LW_PFB_PRI_MMU_WPR1_ADDR_HI_ALIGNMENT

LW_PFB_PRI_MMU_WPR1_ADDR_LO
    VAL

LW_PFB_PRI_MMU_WPR1_ADDR_LO_ALIGNMENT

LW_PFB_PRI_MMU_WPR2_ADDR_HI
    VAL

LW_PFB_PRI_MMU_WPR2_ADDR_HI_ALIGNMENT

LW_PFB_PRI_MMU_WPR2_ADDR_LO
    VAL

LW_PFB_PRI_MMU_WPR2_ADDR_LO_ALIGNMENT

LW_PFB_PRI_MMU_WPR_ADDR_HI 3

LW_PFB_PRI_MMU_WPR_ADDR_LO 3

LW_PFB_PRI_MMU_WPR_ALLOW_READ
    WPR1
    WPR1_SELWRE3
        YES
    WPR2
    WPR2_SELWRE3
        YES

LW_PFB_PRI_MMU_WPR_ALLOW_WRITE
    WPR1
    WPR1_SELWRE3
        YES
    WPR2
    WPR2_SELWRE3
        YES

LW_PFB_PRI_MMU_WPR_INFO
    ADDR
        ALIGNMENT
    DATA
    INDEX
        ALLOW_READ
        ALLOW_WRITE
        WPR1_ADDR_HI
        WPR1_ADDR_LO
        WPR2_ADDR_HI
        WPR2_ADDR_LO

LW_PFB_XV_UPPER_ADDR
    ADR_63_40
    ADR_63_47

LW_PFIFO_ENGINE_CHANNEL 16

LW_PFIFO_ENGINE_STATUS 16

LW_PFIFO_ENGINE_STATUS_DEBUG 16

LW_PFIFO_FREEZE
    HOST
        DISABLED
        ENABLED
    PENDING
        TRUE

LW_PFIFO_INTR_EN_x -replace_array x=%d 2

LW_PFIFO_PBDMA_STATUS 16

LW_PFIFO_PREEMPT
    ID
    PENDING
        TRUE

LW_PFIFO_REPLAYABLE_FAULT_BUFFER_INFO
    OVERFLOW
        TRUE

LW_PFIFO_SCHED_STATUS
    ALL_CHANNELS
        IDLE

LW_PFIFO_USERD_WRITEBACK
    TIMER
        100
        DISABLED
        SHORT
    TIMESCALE
        0

LW_PFSP_EMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS

LW_PFSP_EMEMD 8

LW_PFSP_FALCON_COMMON_SCRATCH_GROUP_2 4

LW_PFSP_MSGQ_HEAD 8

LW_PFSP_MSGQ_TAIL 8

LW_PFSP_QUEUE_HEAD 8

LW_PFSP_QUEUE_TAIL 8

LW_PGC6_AON_SELWRE_SCRATCH_GROUP_05_0_GFW_BOOT
    PROGRESS
        COMPLETED
        NOT_STARTED
        STARTED

LW_PGC6_AON_SELWRE_SCRATCH_GROUP_05_2_SB_LEDGER

LW_PGC6_AON_SELWRE_SCRATCH_GROUP_05_PRIV_LEVEL_MASK
    READ_PROTECTION
        ALL_LEVELS_ENABLED

LW_PGC6_BSI_FUSEPS18_CTRL
    RESET
    SET

LW_PGC6_BSI_VPR_SELWRE_SCRATCH_13
    MAX_VPR_SIZE_MB

LW_PGC6_BSI_VPR_SELWRE_SCRATCH_15
    VPR_MAX_RANGE_START_ADDR_MB_ALIGNED

LW_PGC6_IST_DEVINIT_CONFIG
    ENABLE
        TRUE
    IST_TYPE
        AT_SPEED_1
        AT_SPEED_2
        AT_SPEED_3
        PREDICTIVE
        STUCK_AT
    MODE2_VOLTAGE_OFFSET
    MODE3_STEP_SIZE_SIGN
    MODE3_VOLTAGE_STEP_SIZE
    PWM_HI_FIRST
    PWM_HI_SECOND
    VOLTAGE_MODE
        MODE0
        MODE1
        MODE2
        MODE3

LW_PGC6_SCI_FAN_DEBUG
    PWM_STRAP
        33
        66

LW_PGC6_SCI_FS_OVERT_TEMPERATURE
    INTEGER

LW_PGC6_SCI_STRAP
    DEVID_SEL
        ORIGINAL
        REBRAND
    DUMMY_BIT
    PCIE_CFG
        HIGH_POWER
    RAMCFG
    SMB_ALT_ADDR

LW_PGC6_SCI_STRAP_DEBUG
    ROM_SI

LW_PGC6_SCI_STRAP_OVERRIDE

LW_PGC6_SCI_VID_CFG1_0

LW_PGPC_ZLWLL_NUM_ZFAR

LW_PGPC_ZLWLL_NUM_ZNEAR

LW_PGPC_ZLWLL_PIXELS_COVERED

LW_PGRAPH_ENGINE_STATUS

LW_PGRAPH_INTR

LW_PGRAPH_INTR_EN

LW_PGRAPH_PRI_BES_CROP_DEBUG2
    CC_HYBRID_WT_THRESHOLD

LW_PGRAPH_PRI_BES_CROP_DEBUG3
    COMP_VDC_4TO2_DISABLE
        FORCE

LW_PGRAPH_PRI_BES_ZROP_DEBUG2
    ZWR_FORCE_VISIBLE
        ENABLE

LW_PGRAPH_PRI_CWD_GPC_TPC_ID 32 -virtual_export
    _SIZE
        1

LW_PGRAPH_PRI_DS_ROP_DEBUG
    X_CHANNEL_ONLY_MATCH_0
        ENABLE

LW_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC
    CBSIZE

LW_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_ALPHA
    CBSIZE

LW_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_BETA
    CBSIZE

LW_PGRAPH_PRI_FECS_CTXSW_MAILBOX 18

LW_PGRAPH_PRI_FECS_LWRRENT_CTX

LW_PGRAPH_PRI_FECS_ENGINE_RESET_CTL
    RESET

LW_PGRAPH_PRI_FECS_FALCON_IRQSSET

LW_PGRAPH_PRI_FECS_FEATURE_OVERRIDE_ECC
    DRAM
        DISABLED
        ENABLED
    DRAM_OVERRIDE
        FALSE
        TRUE
    LTC
        DISABLED
        ENABLED
    LTC_OVERRIDE
        FALSE
        TRUE
    SM_CBU
        DISABLED
        ENABLED
    SM_CBU_OVERRIDE
        FALSE
        TRUE
    SM_L1_DATA
        DISABLED
        ENABLED
    SM_L1_DATA_OVERRIDE
        FALSE
        TRUE
    SM_L1_TAG
        DISABLED
        ENABLED
    SM_L1_TAG_OVERRIDE
        FALSE
        TRUE
    SM_LRF
        DISABLED
        ENABLED
    SM_LRF_OVERRIDE
        FALSE
        TRUE

LW_PGRAPH_PRI_FECS_FEATURE_OVERRIDE_ECC_1
    FECS_FALCON
        DISABLED
        ENABLED
    FECS_FALCON_OVERRIDE
        FALSE
        TRUE
    GCC_L1_5_CACHE
        DISABLED
        ENABLED
    GCC_L1_5_CACHE_OVERRIDE
        FALSE
        TRUE
    GPCCS_FALCON
        DISABLED
        ENABLED
    GPCCS_FALCON_OVERRIDE
        FALSE
        TRUE
    GPCMMU
        DISABLED
        ENABLED
    GPCMMU_OVERRIDE
        FALSE
        TRUE
    HUBMMU
        DISABLED
        ENABLED
    HUBMMU_OVERRIDE
        FALSE
        TRUE
    LTC_L2_DCACHE_TAG
        DISABLED
        ENABLED
    LTC_L2_DCACHE_TAG_OVERRIDE
        FALSE
        TRUE
    PMU_FALCON
        DISABLED
        ENABLED
    PMU_FALCON_OVERRIDE
        FALSE
        TRUE
    SM_L0_ICACHE
        DISABLED
        ENABLED
    SM_L0_ICACHE_OVERRIDE
        FALSE
        TRUE
    SM_L1_ICACHE
        DISABLED
        ENABLED
    SM_L1_ICACHE_OVERRIDE
        FALSE
        TRUE
    SM_L1_MISS_LATENCY_FIFO
        DISABLED
        ENABLED
    SM_L1_MISS_LATENCY_FIFO_OVERRIDE
        FALSE
        TRUE
    SM_PIXRF
        DISABLED
        ENABLED
    SM_PIXRF_OVERRIDE
        FALSE
        TRUE

LW_PGRAPH_PRI_FECS_FEATURE_OVERRIDE_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PGRAPH_PRI_FECS_FEATURE_OVERRIDE_SM_SPEED_SELECT
    DP
        FULL_SPEED
        REDUCED_SPEED
    DP_OVERRIDE
        FALSE
        TRUE
    FFMA
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
    FFMA_OVERRIDE
        FALSE
        TRUE
    FMLA16
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
    FMLA16_OVERRIDE
        FALSE
        TRUE
    FMLA32
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
    FMLA32_OVERRIDE
        FALSE
        TRUE
    IMLA0
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA0_OVERRIDE
        FALSE
        TRUE
    IMLA1
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA1_OVERRIDE
        FALSE
        TRUE
    IMLA2
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA2_OVERRIDE
        FALSE
        TRUE
    IMLA3
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA3_OVERRIDE
        FALSE
        TRUE
    IMLA4
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA4_OVERRIDE
        FALSE
        TRUE

LW_PGRAPH_PRI_FECS_FEATURE_OVERRIDE_SM_SPEED_SELECT_1
    IMLA4
        FULL_SPEED
        REDUCED_SPEED_1_2
        REDUCED_SPEED_1_4
        REDUCED_SPEED_1_8
        REDUCED_SPEED_1_16
        REDUCED_SPEED_1_32
        REDUCED_SPEED_1_64
    IMLA4_OVERRIDE
        FALSE
        TRUE

LW_PGRAPH_PRI_FECS_FEATURE_READOUT
    QUADRO_SM_TTU
        DISABLED
        ENABLED

LW_PGRAPH_PRI_FECS_FEATURE_READOUT_1
    SM_SPEED_SELECT_FFMA
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_FMLA16
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_FMLA32
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA0
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA1
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA2
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA3
        FULL_SPEED
        REDUCED_SPEED
    SM_SPEED_SELECT_IMLA4
        FULL_SPEED
        REDUCED_SPEED

LW_PGRAPH_PRI_FECS_METHOD_DATA

LW_PGRAPH_PRI_FECS_METHOD_PUSH
    ADR
        BIND_POINTER_ONLY
        CRC_CHECK_CALLWLATE
        CRC_CHECK_SET_IN_SURF_OFFSET_HI
        CRC_CHECK_SET_IN_SURF_OFFSET_LO
        CRC_CHECK_SET_IN_SURF_SIZE
        CRC_CHECK_SET_OUT_SURF_OFFSET_HI
        CRC_CHECK_SET_OUT_SURF_OFFSET_LO

LW_PGRAPH_PRI_FECS_NEW_CTX
    TARGET
        SYS_MEM_COHERENT
        SYS_MEM_NONCOHERENT
        VID_MEM
    VALID
        TRUE

LW_PGRAPH_PRI_FE_PERFMON
    ENABLE
        DISABLE
        ENABLE

LW_PGRAPH_PRI_FE_RENDER_ENABLE
    TWOD
        TRUE

LW_PGRAPH_PRI_GPC0_CRSTR_MAP_TABLE_CONFIG
    NUM_ENTRIES
    ROW_OFFSET

LW_PGRAPH_PRI_GPC0_GPCCS_FS_GPC
    NUM_AVAILABLE_TPCS
    NUM_AVAILABLE_ZLWLLS

LW_PGRAPH_PRI_GPC0_TPC0_L1C_CACHE_MGMT_CSR

LW_PGRAPH_PRI_GPC0_TPC0_L1C_ECC_CSR
    ENABLE
        DIS
        EN

LW_PGRAPH_PRI_GPC0_TPC0_SM_LRF_ECC_CONTROL
    MASTER_EN
        DISABLE
        ENABLE

LW_PGRAPH_PRI_GPC0_TPC0_SM_POWER_VST_CTL
    INDEX
        MAX
        MIN

LW_PGRAPH_PRI_GPC0_TPC0_SM_SHM_ECC_CONTROL

LW_PGRAPH_PRI_GPC0_ZLWLL_CTX_DEBUG
    ZF32_AS_Z16

LW_PGRAPH_PRI_GPC0_ZLWLL_FS
    NUM_SMS

LW_PGRAPH_PRI_GPC0_ZLWLL_RAM_ADDR
    ROW_OFFSET

LW_PGRAPH_PRI_GPC0_ZLWLL_SM_IN_GPC_NUMBER_MAP 32
    TILE_0
    TILE_1
    TILE_2
    TILE_3
    TILE_4
    TILE_5
    TILE_6
    TILE_7

LW_PGRAPH_PRI_GPC0_ZLWLL_SM_NUM_RCP
    CONSERVATIVE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCOFFSET 8
    X
        _MULTIPLE
    Y
        _MULTIPLE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCRAM_DATA

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCRAM_INDEX
    ADDRESS
    SELECT
        STENCIL0
        ZFAR0
        ZNEAR0
    WRITE
        FALSE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCRAM_SIZE 8
    PER_LAYER
    TOTAL

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCREGION 8
    RAMFORMAT
        HIGH_RES_Z
        LOW_RES_Z
        LOW_RES_ZS
        LOW_RES_Z_2X4
        ZS_8X8_2X2
        ZS_16X8_2X4
        ZS_16X8_4X2
        Z_4X8_1X1
        Z_4X8_2X2
        Z_8X8_2X4
        Z_8X8_4X2
        Z_16X8_4X4
        Z_16X16_4X8
        Z_NONE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCSIZE 8
    HEIGHT
        _MULTIPLE
    WIDTH
        _MULTIPLE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCSTART 8
    ADDR
        _MULTIPLE

LW_PGRAPH_PRI_GPC0_ZLWLL_ZCSTATUS 8
    SFUNC
        ALWAYS
        EQUAL
        GEQUAL
        GREATER
        LEQUAL
        LESS
        NEVER
        NOTEQUAL
    SMASK
    SREF
    VALID
        TRUE
    ZDIR
        GREATER
        LESS
    ZFORMAT
        FP
        MSB
        ZF32_1
        ZTRICK

LW_PGRAPH_PRI_GPCS_CRSTR_GPC_MAP 43
    TILE0
    TILE1
    TILE2
    TILE3
    TILE4
    TILE5

LW_PGRAPH_PRI_GPCS_GCC_DBG
    ILWALIDATE
        TASK

LW_PGRAPH_PRI_GPCS_GCC_RM_PAGEPOOL
    TOTAL_PAGES

LW_PGRAPH_PRI_GPCS_GPCCS_FALCON_IRQSSET

LW_PGRAPH_PRI_GPCS_GPM_SD_CONFIG
    DETERMINISTIC_DIST
        DISABLED
        ENABLED
        INIT
    DISABLE_INSTRUCTION_PREFETCH
        DISABLE
        ENABLE
        INIT
    DIST_2D
        INIT
        LOAD_BASED
        ROUND_ROBIN
    DIST_3D
        INIT
        LOAD_BASED
        ROUND_ROBIN
       
LW_PGRAPH_PRI_GPCS_PPCS_WWDX_CONFIG
    FORCE_PRIMS_TO_ALL_GPCS
        TRUE

LW_PGRAPH_PRI_GPCS_PROP_DEBUG1
    VISIBLE_EARLY_Z
        ENABLE

LW_PGRAPH_PRI_GPCS_PROP_DEBUG2
    ZLAT_ZPASS_CNT_ENABLE
        DISABLE

LW_PGRAPH_PRI_GPCS_SWDX_DSS_ROP_DEBUG
    X_CHANNEL_ONLY_MATCH_0
        ENABLE

LW_PGRAPH_PRI_GPCS_SWDX_RM_PAGEPOOL
    MAX_VALID_PAGES
    TOTAL_PAGES

LW_PGRAPH_PRI_GPCS_TC_FLUSH
    CRITERION
        DISABLE
        END_OF_CBE
        TIMEOUT

LW_PGRAPH_PRI_GPCS_TC_PG

LW_PGRAPH_PRI_GPCS_TPCS_L1C_ECC_CSR
    ENABLE
        DIS
        EN

LW_PGRAPH_PRI_GPCS_TPCS_SMS_HWW_GLOBAL_ESR_REPORT_MASK

LW_PGRAPH_PRI_GPCS_TPCS_SMS_HWW_WARP_ESR_REPORT_MASK

LW_PGRAPH_PRI_GPCS_TPCS_SM_CACHE_CONTROL
    ILWALIDATE_IDX_CCACHE
        TASK

LW_PGRAPH_PRI_GPCS_TPCS_SM_DBGR_CONTROL0
    DEBUGGER_MODE
        OFF
        ON

LW_PGRAPH_PRI_GPCS_TPCS_SM_HWW_GLOBAL_ESR_REPORT_MASK

LW_PGRAPH_PRI_GPCS_TPCS_SM_HWW_WARP_ESR_REPORT_MASK

LW_PGRAPH_PRI_GPCS_TPCS_SM_LRF_ECC_CONTROL
    MASTER_EN
        ENABLE

LW_PGRAPH_PRI_GPCS_TPCS_SM_SCH_MODE
    TEX_HASH_BLOCK_VTG_COMPUTE
        DISABLE

LW_PGRAPH_PRI_GPCS_TPCS_SM_TEXIO_CONTROL
    OOR_ADDR_CHECK_MODE
        ARM_55_48_MATCH
        ARM_63_48_MATCH
        NO_CHECK
        POWER_63_46_ZERO
        POWER_63_49_ZERO
        X86_63_47_MATCH

LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_PARITY
    CHECK
        ENABLE

LW_PGRAPH_PRI_GPCS_TPCS_WWDX_CONFIG
    FORCE_PRIMS_TO_ALL_GPCS
        TRUE

LW_PGRAPH_PRI_GPCS_ZLWLL_REGION_PERMISSION
    ALLOCATION_MASK
    MASK

LW_PGRAPH_PRI_GPCS_ZLWLL_ZCREGION 8
    RAMFORMAT
        HIGH_RES_Z
        LOW_RES_Z
        LOW_RES_ZS
        LOW_RES_Z_2X4

LW_PGRAPH_PRI_GPCS_ZLWLL_ZCSIZE 8
    HEIGHT
        _MULTIPLE
    WIDTH
        _MULTIPLE

LW_PGRAPH_PRI_GPCS_ZLWLL_ZCSTART 8
    ADDR
        _MULTIPLE

LW_PGRAPH_PRI_GPCS_ZLWLL_ZCSTATUS 8
    SFUNC
        ALWAYS
        EQUAL
        GEQUAL
        GREATER
        LEQUAL
        LESS
        NEVER
        NOTEQUAL
    SMASK
    SREF
    ZDIR
        LESS
    ZFORMAT
        FP
        MSB
        ZF32_1
        ZTRICK

LW_PGRAPH_PRI_GPCx_GPCCS_FS_GPC -replace_array x*=LW_GPC_PRI_STRIDE 32
    GRAPHICS_CAPABLE
        YES
    NUM_AVAILABLE_GRAPHICS_TPCS
    NUM_AVAILABLE_TPCS
    NUM_AVAILABLE_ZLWLLS

LW_PGRAPH_PRI_GPCx_TPCS_L1C_PM -replace_array x=%d 5
    ENABLE
        DISABLE

LW_PGRAPH_PRI_GPCx_ZLWLL_FS -replace_array x*=LW_GPC_PRI_STRIDE 32
    NUM_ACTIVE_BANKS

LW_PGRAPH_PRI_GPCx_ZLWLL_RAM_ADDR -replace_array x*=LW_GPC_PRI_STRIDE 32
    TILES_PER_HYPERTILE_ROW_PER_GPC

LW_PGRAPH_PRI_GPCx_ZLWLL_ZCRAM_DATA -replace_array x*=LW_GPC_PRI_STRIDE 32

LW_PGRAPH_PRI_GPCx_ZLWLL_ZCRAM_INDEX -replace_array x*=LW_GPC_PRI_STRIDE 32

LW_PGRAPH_PRI_MME_CONFIG
    MME_TO_M2M_INLINE
        DISABLED
        ENABLED
        INIT
    SHADOW_FILTER
        DISABLED
        ENABLED

LW_PGRAPH_PRI_MME_SHADOW_RAM_DATA

LW_PGRAPH_PRI_MME_SHADOW_RAM_INDEX
    METHOD_ADDR
    LWCLASS
    READ
        DONE
        TRIGGER
    WRITE
        DONE
        TRIGGER

LW_PGRAPH_PRI_PD_CYA
    ONE_PRIM_PER_BATCH
        DISABLED
        ENABLED

LW_PGRAPH_PRI_PD_RM_PAGEPOOL
    MAX_VALID_PAGES
    TOTAL_PAGES

LW_PGRAPH_PRI_SCC_RM_PAGEPOOL
    MAX_VALID_PAGES
    TOTAL_PAGES
    VALID
        TRUE

LW_PGRAPH_STATUS
    STATE
        BUSY
        IDLE

LW_PGRAPH_ZLWLL_BYTES_PER_ALIQUOT_PER_GPC

LW_PGRAPH_ZLWLL_SAVE_RESTORE_HEADER_BYTES_PER_GPC

LW_PGSP_FALCON_CPUCTL
    HALTED
        TRUE

LW_PGSP_FALCON_ENGINE
    RESET
        FALSE
        TRUE

LW_PGSP_MUTEX 16
    VALUE
        INITIAL_LOCK
    _SIZE
        1

LW_PGSP_MUTEX_ID
    VALUE
        INIT
        NOT_AVAIL

LW_PGSP_MUTEX_ID_RELEASE
    VALUE
        INIT

LW_PGSP_SCPM_CTRL
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_PGSP_SCPM_OUT
    MACRO_TIMING_STATUS

LW_PGSP_SCPM_PATH_TIMING_STATUS

LW_PGSP_SCP_CTL0

LW_PGSP_SCP_CTL_STAT
    DEBUG_MODE
        DISABLED

LW_PIOCTRLMIF_RX_MULTICAST_ERR_FIRST_0

LW_PIOCTRLMIF_RX_MULTICAST_ERR_STATUS_0

LW_PIOCTRLMIF_TX_MULTICAST_ERR_FIRST_0

LW_PIOCTRLMIF_TX_MULTICAST_ERR_STATUS_0

LW_PISM_MINI_CTRL
   PRI_HALT
   PRI_TRIGGER

LW_PISM_MINI_STATUS
   COUNTING
   DONE

LW_PJTAG_ACCESS_CONFIG
    AUTO_DWORD_INCR
    BURST
    BURST_READ_ERROR
    BURST_READ_WARNING
    BURST_WRITE
    CAPT_DIS
    CLUSTER_SEL
    DWORD_EN
    FLIP_BITS
    HOST_CONTROL_ERROR
    ISM_MST_EN
    LAST_CLUSTER_ILW
    PAUSE_CYCLES
    READ_WRITE
    REG_LENGTH
    SHFT_DIS
    UPDT_DIS

LW_PJTAG_ACCESS_CONFIG2
    PIPELINE_SHFT_DIS

LW_PJTAG_ACCESS_CTRL
    CHIPLET_SEL
    CLUSTER_SEL
    CTRL_STATUS
    DWORD_EN
    INSTR_ID
    REG_LENGTH
    REQ_CTRL

LW_PJTAG_ACCESS_DATA

LW_PJTAG_ACCESS_SEC
    MODE
        ISM_ONLY
        STANDARD
    SHA2_EN
        DISABLED
        ENABLED
    SWITCH_TO_ISM_ONLY
        IDLE
        REQ
    SWITCH_TO_STANDARD
        IDLE
        REQ

LW_PLTCG_LTC0_LTS0_CBC_CTRL_1
    ILWALIDATE
        ACTIVE
        INACTIVE

LW_PLTCG_LTC0_LTS0_DSTG_CFG0
    CHECKBIT_WR_SUPPRESS
        DISABLED
        ENABLED

LW_PLTCG_LTC0_LTS0_DSTG_CFG2
    XBAR_PORT1_ENABLE
        DISABLED
        ENABLED

LW_PLTCG_LTC0_LTS0_DSTG_CFG2_PRIV_LEVEL_MASK
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_PLTCG_LTC0_LTS0_DSTG_ECC_REPORT
    DED_COUNT
    SEC_COUNT

LW_PLTCG_LTC0_LTS0_INTR
    ECC_DED_ERROR
        NOT_PENDING
        PENDING
        RESET
    ECC_SEC_ERROR
        NOT_PENDING
        PENDING
        RESET

LW_PLTCG_LTC0_LTS0_L2_CACHE_ECC_CORRECTED_ERR_COUNT
    TOTAL
    UNIQUE

LW_PLTCG_LTC0_LTS0_L2_CACHE_ECC_STATUS
    CORRECTED_ERR_DSTG
        NOT_PENDING
        PENDING
    CORRECTED_ERR_RSTG
        NOT_PENDING
        PENDING
    CORRECTED_ERR_TSTG
        NOT_PENDING
        PENDING
    RESET
        CLEAR
    UNCORRECTED_ERR_DSTG
        NOT_PENDING
        PENDING
    UNCORRECTED_ERR_RSTG
        NOT_PENDING
        PENDING
    UNCORRECTED_ERR_TSTG
        NOT_PENDING
        PENDING

LW_PLTCG_LTC0_LTS0_L2_CACHE_ECC_UNCORRECTED_ERR_COUNT
    TOTAL
    UNIQUE

LW_PLTCG_LTC0_MISC_LTC_PM
    ENABLE
        DISABLED
        ENABLED
        INIT
    LTS_MUX_SELECT
        GRP0
        GRP1
    SECTOR_COUNT_SELECT
        HIT
        MISS
        REQUEST
    SELECT
        GRP0
        GRP1
        GRP2
        GRP3
        GRP4
        GRP5
        GRP6
        STATIC_PATTERN_AA_8_GROUP
    VC_SELECT
        0
        1
        2
        3
        4
        5
        6
        ALL

LW_PLTCG_LTCS_LTSS_CBC_BASE
    ADDRESS

LW_PLTCG_LTCS_LTSS_CBC_CTRL_1
    ILWALIDATE
        ACTIVE

LW_PLTCG_LTCS_LTSS_CBC_PARAM
    CACHE_LINE_SIZE
    COMPTAGS_PER_CACHE_LINE
    SLICES_PER_LTC
        1
        2
        4

LW_PLTCG_LTCS_LTSS_DSTG_CFG0
    CHECKBIT_WR_SUPPRESS
        DISABLED
        ENABLED

LW_PLTCG_LTCS_LTSS_MISC_LTC_LTS_PM
    ENABLE
        DISABLED
        ENABLED
    SECTOR_MUX_SELECT
        GRP0
        GRP1
        GRP2
        GRP3
        GRP4
        GRP5
        GRP6
        GRP7
        GRP8
        GRP9
        GRP10
        GRP11
        GRP12
        GRP13
        GRP14
        GRP15
    SELECT
        GRP0
        GRP1
        GRP2
        GRP3
        GRP4
        GRP5
        GRP6
        GRP7
        GRP8
        GRP9
        GRP10
        GRP11
        GRP12
        GRP13
        GRP14
        GRP15
        GRP16
        GRP17
        GRP18
        GRP19
        GRP20
        GRP21
        GRP22
        GRP23
        GRP24
        GRP25
        GRP26
        GRP27
        GRP28
        GRP29
        GRP30
        GRP31
        GRP32
        GRP33
        GRP34
        GRP35
        GRP36
        GRP37
        GRP38
        GRP39
        GRP40
        GRP41
        GRP42
        GRP43
        GRP44
        GRP45
        GRP46
        GRP47
        GRP48
        GRP49
        GRP50
        GRP51
        STATIC_PATTERN_5555_16_GROUP
        STATIC_PATTERN_AAAA_16_GROUP

LW_PLTCG_LTCS_LTSS_PRBF_0
    CLEAN
        ACTIVE
        INACTIVE

LW_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_2
    L2_BYPASS_MODE
        DISABLED
        ENABLED
        INIT

LW_PLTCG_LTCS_MISC_LTC_PM
    ENABLE
        DISABLED
        ENABLED
        INIT
    SECTOR_COUNT_SELECT
        HIT
        MISS
        REQUEST
    SELECT
        GRP0
        GRP1
        GRP2
        GRP3
        GRP4
        GRP5
        GRP6
        STATIC_PATTERN_AA_8_GROUP
    VC_SELECT
        0
        1
        2
        3
        4
        5
        6
        ALL

LW_PLTCG_LTCx_LTS0_CBC_PARAM -replace_array x*=LW_LTC_PRI_STRIDE 24
    SLICES_PER_LTC

LW_PLTCG_LTCx_LTSy_PRBF_0 -replace_array x*=LW_LTC_PRI_STRIDE 24 -replace_array y*=LW_LTS_PRI_STRIDE 4
    CLEAN
        ACTIVE
        INACTIVE

LW_PLTCG_LTCx_MISC_FB_ID -replace_array x*=LW_LTC_PRI_STRIDE 24
    VAL

LW_PMC_BOOT_0 -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_BOOT_0
    MAJOR_REVISION
    MINOR_REVISION

LW_PMC_BOOT_2
    MINOR_EXTENDED_REVISION

LW_PMC_DEVICE_ENABLE 4
    STATUS
        BIT_DISABLE
        BIT_ENABLE

LW_PMC_ELPG_ENABLE
    HUB
        DISABLED
        ENABLED
    L2
        DISABLED
        ENABLED
    XBAR
        DISABLED
        ENABLED

LW_PMC_ENABLE
    CE0
        DISABLED
        ENABLED
    CE1
        DISABLED
        ENABLED
    CE2
        DISABLED
        ENABLED
    CE3
        DISABLED
        ENABLED
    CE4
        DISABLED
        ENABLED
    CE5
        DISABLED
        ENABLED
    CE6
        DISABLED
        ENABLED
    CE7
        DISABLED
        ENABLED
    CE8
        DISABLED
        ENABLED
    LWDEC
        DISABLED
        ENABLED
    LWDEC0
        DISABLED
        ENABLED
    LWDEC1
        DISABLED
        ENABLED
    LWDEC2
        DISABLED
        ENABLED
    LWENC0
        DISABLED
        ENABLED
    LWENC1
        DISABLED
        ENABLED
    LWENC2
        DISABLED
        ENABLED
    LWJPG0
        DISABLED
        ENABLED
    PDISP
        DISABLED
        ENABLED
    PFB
        DISABLED
        ENABLED
    PFIFO
        DISABLED
        ENABLED
    PGRAPH
        DISABLED
        ENABLED
    PMEDIA
        DISABLED
        ENABLED
    PPMI
        ENABLED
    PRIV_RING
        DISABLED
        ENABLED
    PWR
        DISABLED
        ENABLED
    SEC
        DISABLED
        ENABLED

LW_PMC_IFF_ACLWMULATED_CRC_POST_IFF
    VALUE

LW_PMC_IFF_DEBUG_PRIV_LEVEL_MASK
    READ_PROTECTION
    READ_PROTECTION_LEVEL0
        DISABLE
        ENABLE

LW_PMC_IFF_ERROR
    IFF_SEQUENCE_RAM_WRITE_OVERFLOW

LW_PMC_IFF_EXELWTION_FILTER
    EXELWTE_ON_COLD_RESET
    EXELWTE_ON_HOT_RESET
    EXELWTE_ON_PF_FLR_RESET

LW_PMC_IFF_EXPECTED_CRC
    MISMATCH_STOP_IFF
    VALUE

LW_PMC_IFF_FSM_STATUS
    DECODE_STATE
        IDLE
    PARSING_STATE
        FINISH

LW_PMC_IFF_SEQUENCE_RAM_STATUS
    EXELWTION_STATE
        DONE
    ROW_INDEX

LW_PMC_IFF_SEQUENCE_RAM_WRITE_ADDR
    AUTOINC
    POSITION

LW_PMC_IFF_SEQUENCE_RAM_WRITE_DATA

LW_PMC_IFF_SEQUENCE_SIZE
    ROW_COUNT

LW_PMC_INTR 4
    LWLINK
    PBUS
    PDISP
    PFIFO
    PGRAPH
    PMGR
    PMU
    PRIV_RING
    PTIMER
    SOFTWARE
        PENDING
    THERMAL

LW_PMC_INTR_EN 4
    INTA
        DISABLED
        HARDWARE
        SOFTWARE

LW_PMC_INTR_EN_CLEAR 4
    VALUE

LW_PMC_INTR_EN_SET 4
    VALUE

LW_PMC_INTR_EN_x -replace_array x=%d 4  # Fermi & Kepler only
    INTA
        DISABLED
        HARDWARE
        SOFTWARE

LW_PMC_INTR_SW 4
    ASSERT
        FALSE
        TRUE

LW_PMC_INTR_x -replace_array x=%d 4     # Fermi & Kepler only
    PBUS
    PFIFO
    PGRAPH
    PMU
    PRIV_RING
    PTIMER
    SOFTWARE
        PENDING
    THERMAL

LW_PMC_SYSCTRL_PRI_STATUS_REQUEST_INFO
    FSM_STATE
        IDLE

LW_PMGR_GPIO_CNTL1

LW_PMGR_GPIO_CNTL2

LW_PMGR_GPIO_CNTL3

LW_PMGR_GPIO_CNTL4

LW_PMGR_GPIO_OUTPUT_CNTL 31 -domain pmgr
    IO_INPUT
    IO_OUTPUT
    IO_OUT_EN
        NO
        YES
    SEL
        VID_PWM

LW_PMGR_GPIO_OUTPUT_CNTL_TRIGGER -domain pmgr
    UPDATE
        TRIGGER

LW_PMGR_GPIO_OUTPUT_CNTL__SIZE_1

LW_PMGR_I2C_ADDR 10 -domain pmgr
    DAB
    RAB

LW_PMGR_I2C_CNTL 10 -domain pmgr

LW_PMGR_I2C_DATA 10 -domain pmgr

LW_PMGR_I2C_OVERRIDE 10 -domain pmgr

LW_PMGR_I2Cx_PRIV_LEVEL_MASK -replace_array x=%d 10
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED_FUSE0

LW_PMGR_INTR_EN_2

LW_PMGR_MUTEX_ID_ACQUIRE
    VALUE
        INIT
        NOT_AVAIL

LW_PMGR_MUTEX_ID_RELEASE
    VALUE

LW_PMGR_MUTEX_REG 32
    VALUE
        INITIAL_LOCK

LW_PMGR_PAD_MIO
    SPARE
        INIT

LW_PMGR_PAD_MIOA
    SPARE
        INIT

LW_PMGR_PAD_MIOB
    SPARE
        INIT

LW_PMGR_POWERCTRL_5
    MIOA_PAD_INPUT_RCV
        DIS
        EN
    MIOB_PAD_INPUT_RCV
        DIS
        EN

LW_PMGR_RM_INTR_AUX

LW_PMGR_RM_INTR_GPIO_LIST_1

LW_PMGR_RM_INTR_GPIO_LIST_2

LW_PMGR_RM_INTR_I2C

LW_PMSPDEC_FALCON_IDLESTATE

LW_PMSPPP_FALCON_IDLESTATE

LW_PMSVLD_FALCON_IDLESTATE

LW_PLWDEC_FALCON_IDLESTATE 8

LW_PLWDEC_FALCON_IRQSSET 8

LW_PLWENC_FALCON_IDLESTATE 3

LW_PLWJPG_FALCON_IDLESTATE 8

LW_PLWL0_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS

LW_PLWL0_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON

LW_PLWL0_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL0_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL0_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL0_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL0_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL0_BR0_PRIV_LEVEL_MASK_COM0
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL0_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN
        OFF
        ON

LW_PLWL0_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL0_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL0_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL0_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL0_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL0_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL0_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL0_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL0_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL0_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL0_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL0_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL0_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL0_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL0_STATS_A
    COUNT_TX_STATE_EIGHTH
    COUNT_TX_STATE_LWHS

LW_PLWL0_STATS_B
    COUNT_TX_STATE_OTHER

LW_PLWL0_STATS_C
    DELAY_RX_LP_ENTER
    DELAY_RX_LP_EXIT
    DELAY_TX_LP_ENTER
    DELAY_TX_LP_EXIT

LW_PLWL0_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWL1_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS
    _SIZE
        1

LW_PLWL1_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON
    _SIZE
        1

LW_PLWL1_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL1_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL1_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL1_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL1_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL1_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL1_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL1_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL1_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL1_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL1_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL1_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL1_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL1_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL1_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL1_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL1_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL1_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL1_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL1_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL1_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWL2_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS
    _SIZE
        1

LW_PLWL2_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON
    _SIZE
        1

LW_PLWL2_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL2_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL2_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL2_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL2_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL2_BR0_PRIV_LEVEL_MASK_COM0
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL2_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL2_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL2_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL2_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL2_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL2_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL2_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL2_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL2_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL2_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL2_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL2_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL2_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL2_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL2_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL2_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWL3_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS
    _SIZE
        1

LW_PLWL3_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON
    _SIZE
        1

LW_PLWL3_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL3_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL3_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL3_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL3_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL3_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL3_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL3_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL3_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL3_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL3_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL3_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL3_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL3_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL3_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL3_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL3_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL3_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL3_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL3_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL3_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWL4_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS
    _SIZE
        1

LW_PLWL4_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON
    _SIZE
        1

LW_PLWL4_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL4_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL4_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL4_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL4_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL4_BR0_PRIV_LEVEL_MASK_COM0
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL4_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL4_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL4_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL4_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL4_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL4_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL4_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL4_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL4_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL4_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL4_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL4_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL4_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL4_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL4_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL4_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWL5_BR0_PAD_CTL_4 9
    RX_EOM_DONE
    RX_EOM_EN
    RX_EOM_OVRD
    RX_EOM_STATUS
    _SIZE
        1

LW_PLWL5_BR0_PAD_CTL_6 9
    CFG_ADDR
    CFG_WDATA
    CFG_WDS
        OFF
        ON
    _SIZE
        1

LW_PLWL5_BR0_PAD_CTL_7 9
    CFG_RDATA

LW_PLWL5_BR0_PAD_CTL_8 9
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL5_BR0_PLL_CTL_4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL5_BR0_PLL_CTL_5
    CFG_RDATA

LW_PLWL5_BR0_PRIV_LEVEL_MASK0 9
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL5_LINK_CONFIG
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL5_LINK_STATE
    DBG_SUBSTATE
    STATE
        ACTIVE
        FAULT
        HWCFG
        INIT
        RECOVERY
        SWCFG

LW_PLWL5_LINK_TIMEOUT_A
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL5_SL0_ERRINJ_0
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL5_SL0_ERRINJ_1
    RAND_DATA_SEED
        INIT

LW_PLWL5_SL0_ERRINJ_2
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL5_SL0_ERRINJ_3
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL5_SL0_ERRINJ_4
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL5_SL0_ERRINJ_5
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL5_SL0_ERRINJ_6
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL5_SL0_REPLAY_THRESHOLD
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL5_SL0_REPLAY_TIMEOUT
    HS
        DEFAULT
        OFF
    LS
        DEFAULT
        OFF
        TX_HS

LW_PLWL5_SL0_TXLANECRC
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL5_SL1_ERROR_COUNT_CTRL
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL5_SL1_ERROR_RATE_CTRL
    LONG_THRESHOLD_EXP
    LONG_THRESHOLD_MAN
    LONG_TIMESCALE_EXP
    LONG_TIMESCALE_MAN
    SHORT_THRESHOLD_EXP
    SHORT_THRESHOLD_MAN
    SHORT_TIMESCALE_EXP
    SHORT_TIMESCALE_MAN

LW_PLWL5_STATS_D
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_PLWLIPT_ERR_UC_FIRST_COMMON

LW_PLWLIPT_ERR_UC_STATUS_COMMON

LW_PLWLTL0_TL_COUNT_START
    ENRX0
    ENRX1
    ENTX0
    ENTX1
    RESETRX0
    RESETRX1
    RESETTX0
    RESETTX1

LW_PLWLTL0_TL_ERRCTRL_REG
    DLDATAPARITYPOIS
    DLFLOWPARITYFATAL
    DLHDRPARITYFATAL
    RXDLCTRLPARITYFATAL
    RXDLDATAPARITYFATAL
    RXOVERFLOWFATAL
    RXPOISONFATAL
    RXPROTOCOLFATAL
    RXRAMDATAPARITYFATAL
    RXRAMHDRPARITYFATAL
    RXRESPFATAL
    TXCREDITFATAL
    TXRAMDATAPARITYPOIS
    TXRAMHDRPARITYFATAL

LW_PLWLTL0_TL_ERRINJ_REG
    DLFLOWPARITYINJ
    DLHDRPARITYINJ
    RXDLCTRLPARITYINJ
    RXDLDATAPARITYINJ
    RXOVERFLOWINJ
    RXPOISONINJ
    RXPROTOCOLINJ
    RXRAMDATAPARITYINJ
    RXRAMHDRPARITYINJ
    RXRESPINJ
    TXCREDITINJ
    TXRAMDATAPARITYINJ
    TXRAMHDRPARITYINJ

LW_PLWLTL0_TL_TPCNTCTL_REG 4
    ATTRFILTER
        NCNP
        NCP
        NONE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        NONE
    PKTFILTER
        FLUSH
        NONE
        NOP
        NRATOM
        RATOM
        READ
        RESP
        RESPD
        WRITE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS

LW_PLWLTL0_TL_TPCNTHI_REG 4
    COUNT
    ROLLOVER

LW_PLWLTL0_TL_TPCNTLO_REG 4
    COUNT

LW_PLWLTL0_TL_TXCTRL_REG
    FORCEAE
    FORCEBE
    REQFIFOMAX
    RESPFIFOMAX

LW_PLWLTL1_TL_COUNT_START
    ENRX0
    ENRX1
    ENTX0
    ENTX1
    RESETRX0
    RESETRX1
    RESETTX0
    RESETTX1

LW_PLWLTL1_TL_ERRCTRL_REG
    DLDATAPARITYPOIS
    DLFLOWPARITYFATAL
    DLHDRPARITYFATAL
    RXDLCTRLPARITYFATAL
    RXDLDATAPARITYFATAL
    RXOVERFLOWFATAL
    RXPOISONFATAL
    RXPROTOCOLFATAL
    RXRAMDATAPARITYFATAL
    RXRAMHDRPARITYFATAL
    RXRESPFATAL
    TXCREDITFATAL
    TXRAMDATAPARITYPOIS
    TXRAMHDRPARITYFATAL

LW_PLWLTL1_TL_ERRINJ_REG
    DLFLOWPARITYINJ
    DLHDRPARITYINJ
    RXDLCTRLPARITYINJ
    RXDLDATAPARITYINJ
    RXOVERFLOWINJ
    RXPOISONINJ
    RXPROTOCOLINJ
    RXRAMDATAPARITYINJ
    RXRAMHDRPARITYINJ
    RXRESPINJ
    TXCREDITINJ
    TXRAMDATAPARITYINJ
    TXRAMHDRPARITYINJ

LW_PLWLTL1_TL_TPCNTCTL_REG 4
    ATTRFILTER
        NCNP
        NCP
        NONE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        NONE
    PKTFILTER
        FLUSH
        NONE
        NOP
        NRATOM
        RATOM
        READ
        RESP
        RESPD
        WRITE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS

LW_PLWLTL1_TL_TPCNTHI_REG 4
    COUNT
    ROLLOVER

LW_PLWLTL1_TL_TPCNTLO_REG 4
    COUNT

LW_PLWLTL1_TL_TXCTRL_REG
    FORCEAE
    FORCEBE
    REQFIFOMAX
    RESPFIFOMAX

LW_PLWLTL2_TL_COUNT_START
    ENRX0
    ENRX1
    ENTX0
    ENTX1
    RESETRX0
    RESETRX1
    RESETTX0
    RESETTX1

LW_PLWLTL2_TL_ERRCTRL_REG
    DLDATAPARITYPOIS
    DLFLOWPARITYFATAL
    DLHDRPARITYFATAL
    RXDLCTRLPARITYFATAL
    RXDLDATAPARITYFATAL
    RXOVERFLOWFATAL
    RXPOISONFATAL
    RXPROTOCOLFATAL
    RXRAMDATAPARITYFATAL
    RXRAMHDRPARITYFATAL
    RXRESPFATAL
    TXCREDITFATAL
    TXRAMDATAPARITYPOIS
    TXRAMHDRPARITYFATAL

LW_PLWLTL2_TL_ERRINJ_REG
    DLFLOWPARITYINJ
    DLHDRPARITYINJ
    RXDLCTRLPARITYINJ
    RXDLDATAPARITYINJ
    RXOVERFLOWINJ
    RXPOISONINJ
    RXPROTOCOLINJ
    RXRAMDATAPARITYINJ
    RXRAMHDRPARITYINJ
    RXRESPINJ
    TXCREDITINJ
    TXRAMDATAPARITYINJ
    TXRAMHDRPARITYINJ

LW_PLWLTL2_TL_TPCNTCTL_REG 4
    ATTRFILTER
        NCNP
        NCP
        NONE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        NONE
    PKTFILTER
        FLUSH
        NONE
        NOP
        NRATOM
        RATOM
        READ
        RESP
        RESPD
        WRITE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS

LW_PLWLTL2_TL_TPCNTHI_REG 4
    COUNT
    ROLLOVER

LW_PLWLTL2_TL_TPCNTLO_REG 4
    COUNT

LW_PLWLTL2_TL_TXCTRL_REG
    FORCEAE
    FORCEBE
    REQFIFOMAX
    RESPFIFOMAX

LW_PLWLTL3_TL_COUNT_START
    ENRX0
    ENRX1
    ENTX0
    ENTX1
    RESETRX0
    RESETRX1
    RESETTX0
    RESETTX1

LW_PLWLTL3_TL_ERRCTRL_REG
    DLDATAPARITYPOIS
    DLFLOWPARITYFATAL
    DLHDRPARITYFATAL
    RXDLCTRLPARITYFATAL
    RXDLDATAPARITYFATAL
    RXOVERFLOWFATAL
    RXPOISONFATAL
    RXPROTOCOLFATAL
    RXRAMDATAPARITYFATAL
    RXRAMHDRPARITYFATAL
    RXRESPFATAL
    TXCREDITFATAL
    TXRAMDATAPARITYPOIS
    TXRAMHDRPARITYFATAL

LW_PLWLTL3_TL_ERRINJ_REG
    DLFLOWPARITYINJ
    DLHDRPARITYINJ
    RXDLCTRLPARITYINJ
    RXDLDATAPARITYINJ
    RXOVERFLOWINJ
    RXPOISONINJ
    RXPROTOCOLINJ
    RXRAMDATAPARITYINJ
    RXRAMHDRPARITYINJ
    RXRESPINJ
    TXCREDITINJ
    TXRAMDATAPARITYINJ
    TXRAMHDRPARITYINJ

LW_PLWLTL3_TL_TPCNTCTL_REG 4
    ATTRFILTER
        NCNP
        NCP
        NONE
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        NONE
    PKTFILTER
        FLUSH
        NONE
        NOP
        NRATOM
        RATOM
        READ
        RESP
        RESPD
        WRITE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS

LW_PLWLTL3_TL_TPCNTHI_REG 4
    COUNT
    ROLLOVER

LW_PLWLTL3_TL_TPCNTLO_REG 4
    COUNT

LW_PLWLTL3_TL_TXCTRL_REG
    FORCEAE
    FORCEBE
    REQFIFOMAX
    RESPFIFOMAX

LW_PLWLTLC_RX0_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX0_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX0_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX1_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX1_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX1_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX2_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX2_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX2_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX3_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX3_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX3_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX4_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX4_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX4_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX5_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_RX5_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_RX5_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_RX_MULTICAST_ERR_FIRST_0

LW_PLWLTLC_RX_MULTICAST_ERR_FIRST_1

LW_PLWLTLC_RX_MULTICAST_ERR_STATUS_0

LW_PLWLTLC_RX_MULTICAST_ERR_STATUS_1

LW_PLWLTLC_RXx_DEBUG_TP_CNTR_CTRL -replace_array x=%d 6
    CAPTURE0
    CAPTURE1
    ENRX0
    ENRX1
    RESETRX0
    RESETRX1

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_ADDR_HI_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSFILTER

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_ADDR_HI_MASK -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSMASK

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_ADDR_LO_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSFILTER

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_ADDR_LO_MASK -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSMASK

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_CAPTURE_HI -replace_array x=%d 6  -replace_array y=%d 2
    COUNTER

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_CAPTURE_LO -replace_array x=%d 6  -replace_array y=%d 2
    COUNTER

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_CTRL_0 -replace_array x=%d 6  -replace_array y=%d 2
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_CTRL_1 -replace_array x=%d 6  -replace_array y=%d 2
    PKTFILTERRSPMODE
        BOTHBASEANDCOMPRESSEDRESPONSES
    REQUESTERLINKIDFILTER
    REQUESTERLINKIDMASK

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_HI -replace_array x=%d 6  -replace_array y=%d 2
    ROLLOVER

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_MISC_FILTER -replace_array x=%d 6  -replace_array y=%d 2

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_REQ_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    REQUESTFILTERMODE
        NOP
        WRITE_NONPOSTED_NCNP
        WRITE_NONPOSTED_NCP
        WRITE_POSTED_NCNP
        WRITE_POSTED_NCP

LW_PLWLTLC_RXx_DEBUG_TP_CNTRy_RSP_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    RESPONSEFILTERMODE
        REQRSP_D
        REQRSP_ND

LW_PLWLTLC_TX0_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX0_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX0_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX0_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX1_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX1_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX1_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX1_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX2_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX2_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX2_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX2_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX3_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX3_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX3_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX3_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX4_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX4_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX4_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX4_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX5_PRIV_LEVEL_MASK0

LW_PLWLTLC_TX5_PWRM_IC_INC
    FBINC
        INIT
        _PROD
    LPINC

LW_PLWLTLC_TX5_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TX5_PWRM_IC_SW_CTRL
    COUNTSTART
        INIT
        _PROD
    LWRRENTSTATE
        FB
        LP
    HARDWAREDESIRED
        FB
        LP
    HARDWAREDISABLE
    REMOTEDESIRED
        FB
        LP
    SOFTWAREDESIRED
        FB
        LP

LW_PLWLTLC_TX_MULTICAST_ERR_FIRST_0

LW_PLWLTLC_TX_MULTICAST_ERR_STATUS_0

LW_PLWLTLC_TX_MULTICAST_PWRM_IC_INC
    FBINC
        INIT
        _PROD

LW_PLWLTLC_TX_MULTICAST_PWRM_IC_LP_ENTER_THRESHOLD
    THRESHOLD
        INIT
        _PROD

LW_PLWLTLC_TXx_DEBUG_TP_CNTR_CTRL -replace_array x=%d 6
    CAPTURE0
    CAPTURE1
    ENTX0
    ENTX1
    RESETTX0
    RESETTX1

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_ADDR_HI_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSFILTER

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_ADDR_HI_MASK -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSMASK

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_ADDR_LO_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSFILTER

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_ADDR_LO_MASK -replace_array x=%d 6  -replace_array y=%d 2
    ADDRESSMASK

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_CAPTURE_HI -replace_array x=%d 6  -replace_array y=%d 2
    COUNTER

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_CAPTURE_LO -replace_array x=%d 6  -replace_array y=%d 2
    COUNTER

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_CTRL_0 -replace_array x=%d 6  -replace_array y=%d 2
    FLITFILTER
        AE
        BE
        DATA
        HEAD
        IDLE
    PMSIZE
        EIGHT
        FOUR
        ONE
        ONETWENTYEIGHT
        SIXTEEN
        SIXTYFOUR
        THIRTYTWO
        TWO
    UNIT
        BYTES
        CYCLES
        FLITS
        PACKETS
    VCSETFILTERMODE
        NONE
        VCSET0
        VCSET1

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_CTRL_1 -replace_array x=%d 6  -replace_array y=%d 2
    PKTFILTERRSPMODE
        BOTHBASEANDCOMPRESSEDRESPONSES
    REQUESTERLINKIDFILTER
    REQUESTERLINKIDMASK

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_HI -replace_array x=%d 6  -replace_array y=%d 2
    ROLLOVER

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_MISC_FILTER -replace_array x=%d 6  -replace_array y=%d 2

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_REQ_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    REQUESTFILTERMODE
        NOP
        WRITE_NONPOSTED_NCNP
        WRITE_NONPOSTED_NCP
        WRITE_POSTED_NCNP
        WRITE_POSTED_NCP

LW_PLWLTLC_TXx_DEBUG_TP_CNTRy_RSP_FILTER -replace_array x=%d 6  -replace_array y=%d 2
    RESPONSEFILTERMODE
        REQRSP_D
        REQRSP_ND

LW_PLWL_BR0_PAD_CTL_4 9 -domain dlpl
    RX_EOM_DONE
    RX_EOM_STATUS

LW_PLWL_BR0_PAD_CTL_6 9 -domain dlpl
    CFG_ADDR
    CFG_RDS
        OFF
        ON
    CFG_WDATA
    CFG_WDS
        OFF
        ON

LW_PLWL_BR0_PAD_CTL_7 9 -domain dlpl
    CFG_RDATA

LW_PLWL_BR0_PAD_CTL_8 9 -domain dlpl
    RX_EOM_EN
        OFF
        ON
    RX_EOM_OVRD
        OFF
        ON

LW_PLWL_BR0_PLL_CTL_4 -domain dlpl
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PLWL_BR0_PLL_CTL_5 -domain dlpl
    CFG_RDATA

LW_PLWL_BR0_PRIV_LEVEL_MASK0 9  -domain dlpl
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL_BR0_PRIV_LEVEL_MASK_COM0 -domain dlpl
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_PLWL_ERROR_COUNT1 -domain dlpl

LW_PLWL_INTR -domain dlpl

LW_PLWL_LINK_CONFIG -domain dlpl
    AC_SAFE_EN
        ON
    BLKLEN
        16
        64
        128
        OFF
    LINK_EN

LW_PLWL_LINK_STATE -domain dlpl

LW_PLWL_LINK_TIMEOUT_A -domain dlpl
    BASE
        32_CLKS
        256_CLKS
        2048_CLKS
        16384_CLKS
    RCVY_AC
    RCVY_EN
        DISABLE
        ENABLE
    RCVY_HS
    RCVY_RX
    RCVY_SAFE

LW_PLWL_MULTICAST_INTR

LW_PLWL_SL0_ERRINJ_0 -domain dlpl
    ENABLE_INJECTION
    RAND_TIME_SEED
        INIT

LW_PLWL_SL0_ERRINJ_1 -domain dlpl
    RAND_DATA_SEED
        INIT

LW_PLWL_SL0_ERRINJ_2 -domain dlpl
    INJECT_PERIOD
    INJECT_PERIODIC

LW_PLWL_SL0_ERRINJ_3 -domain dlpl
    BURST_LENGTH
    BURST_OFFSET
    BURST_OVERRIDE
    LANE_MASK
    LANE_OVERRIDE
    MAX_BURST_ENABLE
    MAX_BURST_LENGTH

LW_PLWL_SL0_ERRINJ_4 -domain dlpl
    MIN_TIME_BETWEEN_ERRORS

LW_PLWL_SL0_ERRINJ_5 -domain dlpl
    TIMESCALE
    TIME_BIT_MASK

LW_PLWL_SL0_ERRINJ_6 -domain dlpl
    MAX_INJECT
    MAX_INJECT_ENABLE

LW_PLWL_SL0_ERROR_COUNT4 -domain dlpl

LW_PLWL_SL0_REPLAY_THRESHOLD -domain dlpl
    RECOVERY_TO_ACTIVE
    RECOVERY_TO_SWCFG

LW_PLWL_SL0_SLSM_STATUS_TX -domain dlpl

LW_PLWL_SL0_TXLANECRC -domain dlpl
    ENABLE
        DIS
        EN
    FREQUENCY
        256
        4092
        MAX
        MIN

LW_PLWL_SL0_TXSLSM_ERR_CNTL -domain dlpl

LW_PLWL_SL1_BF_ERRLOG_1 -domain dlpl

LW_PLWL_SL1_BF_ERRLOG_2 -domain dlpl

LW_PLWL_SL1_ERROR_COUNT1 -domain dlpl

LW_PLWL_SL1_ERROR_COUNT_CTRL -domain dlpl
    CLEAR_FLIT_CRC
        CLEAR
    CLEAR_LANE_CRC
        CLEAR
    CLEAR_RATES
        CLEAR
    LONG_RATE
        DISABLE
        ENABLE
    RATE_COUNT_MODE
        FLIT
        SEQUENCE
    SHORT_RATE
        DISABLE
        ENABLE

LW_PLWL_SL1_PHYCFG_RX_0 -domain dlpl

LW_PLWL_SL1_RXSLSM_ERR_CNTL -domain dlpl

LW_PLWL_SL1_RXSLSM_TIMEOUT_0_LOG -domain dlpl

LW_PLWL_SL1_SLSM_STATUS_RX -domain dlpl

LW_PLWL_STATS_CTRL -domain dlpl
    CLEAR_ALL
        CLEAR

LW_PLWL_STATS_D -domain dlpl
    NUM_TX_LP_ENTER
    NUM_TX_LP_EXIT

LW_POFA_FALCON_IDLESTATE

LW_PPBDMA_CHANNEL 42

LW_PPBDMA_CONTROL 42

LW_PPBDMA_DATA0 42

LW_PPBDMA_DATA1 42

LW_PPBDMA_GET 42

LW_PPBDMA_GP_GET 42

LW_PPBDMA_GP_PUT 42

LW_PPBDMA_INTR_0 42

LW_PPBDMA_METHOD0 42

LW_PPBDMA_METHOD1 42

LW_PPBDMA_PB_COUNT 42

LW_PPBDMA_PB_FETCH 42

LW_PPBDMA_PB_HEADER 42

LW_PPBDMA_PUT 42

LW_PPBDMA_STATUS_SCHED 42

LW_PPRIV_FBP_FBP0_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP0_PRI_FENCE

LW_PPRIV_FBP_FBP1_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP2_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP3_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP4_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP5_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP6_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBP7_MC_PRIV_FS_CONFIG 6
    FS_MASTER

LW_PPRIV_FBP_FBPS_PRI_FENCE

LW_PPRIV_FBP_FBPx_MC_PRIV_FS_CONFIG -replace_array x=%d 12 12
    FS_MASTER

LW_PPRIV_GPC_GPC0_PRI_FENCE

LW_PPRIV_GPC_GPCS_PRI_FENCE

LW_PPRIV_MASTER_RING_COMMAND
    CMD
        ACK_INTERRUPT
        ENUMERATE_STATIONS
        NO_CMD
        START_RING
    CMD_ENUMERATE_STATIONS_BC_GRP
        ALL

LW_PPRIV_MASTER_RING_COMMAND_DATA
    START_RING_SEED

LW_PPRIV_MASTER_RING_ENUMERATE_RESULTS_FBP

LW_PPRIV_MASTER_RING_ENUMERATE_RESULTS_GPC

LW_PPRIV_MASTER_RING_ENUMERATE_RESULTS_L2
    COUNT
        NONE

LW_PPRIV_MASTER_RING_GLOBAL_CTL
    RING_RESET
        ASSERTED
        DEASSERTED

LW_PPRIV_SYSB_PRI_FENCE

LW_PPRIV_SYSC_PRI_FENCE

LW_PPRIV_SYS_BAR0_TO_PRI_WINDOW
    ENABLE
        DISABLE
        ENABLE
    INDEX

LW_PPRIV_SYS_PRIV_DECODE_CONFIG
    RING
        DROP_ON_RING_NOT_STARTED
        WAIT_FOR_RING_START_COMPLETE

LW_PPRIV_SYS_PRIV_ERROR_CODE
    VALUE
        I

LW_PPRIV_SYS_PRI_FENCE

LW_PPRIV_SYS_PRI_RING_INIT
    CMD
        ENUMERATE_AND_START
        NONE
        SAFE_START
    STATUS
        ALIVE
        ALIVE_IN_SAFE_MODE
        CMD_RDY
        DEAD
        ERROR

LW_PPWR_FALCON_BOOTVEC

LW_PPWR_FALCON_CPUCTL
    HALTED
    HRESET
        TRUE
    IILWAL
        TRUE
    SRESET
        TRUE
    STARTCPU
        TRUE
    STOPPED

LW_PPWR_FALCON_DMACTL
    DMEM_SCRUBBING
        DONE
        PENDING
    IMEM_SCRUBBING
        DONE
        PENDING

LW_PPWR_FALCON_DMATRFCMD
    FULL
        FALSE
        TRUE
    IDLE
        FALSE
        TRUE

LW_PPWR_FALCON_DMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS

LW_PPWR_FALCON_DMEMD 4

LW_PPWR_FALCON_ENGINE
    RESET
        FALSE
        TRUE

LW_PPWR_FALCON_HWCFG
    DMEM_SIZE
    IMEM_SIZE

LW_PPWR_FALCON_IMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS
    SECURE

LW_PPWR_FALCON_IMEMD 4

LW_PPWR_FALCON_IMEMT 4

LW_PPWR_FALCON_IRQSCLR

LW_PPWR_FALCON_MAILBOX0

LW_PPWR_FALCON_MAILBOX1

LW_PPWR_FALCON_SFTRESET
    EXT
        FALSE
        TRUE

LW_PPWR_PMU_GPIO_2_INTR_HIGH_EN
    XVE_MARGINING_INTR
        DISABLED
        ENABLED

LW_PPWR_PMU_GPIO_INPUT
    FB_STOP_ACK
        FALSE
        TRUE

LW_PPWR_PMU_GPIO_OUTPUT_CLEAR

LW_PPWR_PMU_GPIO_OUTPUT_SET

LW_PPWR_PMU_RESET_THERM
    EN
        DISABLE
        ENABLE

LW_PPWR_PMU_SCP_CTL0

LW_PRISCV_RISCV_BCR_DMACFG_SEC
    WPRID

LW_PSEC_EMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS

LW_PSEC_EMEMD 8
    DATA

LW_PSEC_FALCON_BOOTVEC

LW_PSEC_FALCON_CPUCTL
    HALTED
    HRESET
        TRUE
    IILWAL
        TRUE
    SRESET
        TRUE
    STARTCPU
        TRUE
    STOPPED

LW_PSEC_FALCON_DMACTL
    DMEM_SCRUBBING
        DONE
        PENDING
    IMEM_SCRUBBING
        DONE
        PENDING

LW_PSEC_FALCON_DMATRFCMD
    FULL
        FALSE
        TRUE
    IDLE
        FALSE
        TRUE

LW_PSEC_FALCON_DMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS

LW_PSEC_FALCON_DMEMD 4

LW_PSEC_FALCON_ENGINE
    RESET
        FALSE
        TRUE

LW_PSEC_FALCON_HWCFG
    DMEM_SIZE
    IMEM_SIZE

LW_PSEC_FALCON_IMEMC 8
    AINCR
        FALSE
        TRUE
    AINCW
        FALSE
        TRUE
    BLK
    OFFS
    SECURE

LW_PSEC_FALCON_IMEMD 4

LW_PSEC_FALCON_IMEMT 4

LW_PSEC_FALCON_IRQSSET

LW_PSEC_FALCON_KFUSE_LOAD_CTL
    HWVER_BUSY
        FALSE
        TRUE
    HWVER_VALID
        FALSE
        TRUE

LW_PSEC_FALCON_MAILBOX0

LW_PSEC_FALCON_MAILBOX1

LW_PSEC_FALCON_UCODE_VERSION 16

LW_PSEC_MUTEX 16
    VALUE
        INITIAL_LOCK
    _SIZE
        1

LW_PSEC_MUTEX_ID
    VALUE
        INIT
        NOT_AVAIL

LW_PSEC_MUTEX_ID_RELEASE
    VALUE
        INIT

LW_PSEC_SCPM_CTRL
    FAULT_OVERRIDE_VALUE
        CLEAR

LW_PSEC_SCPM_OUT
    MACRO_TIMING_STATUS

LW_PSEC_SCPM_PATH_TIMING_STATUS

LW_PSEC_SCP_CTL0

LW_PSEC_SCP_CTL_P2PRX
    SFK_LOADED
        FALSE
        TRUE

LW_PSEC_SCP_CTL_STAT
    DEBUG_MODE
        DISABLED

LW_PSMCARB_DEBUG
    TIMESTAMP_STATUS

LW_PSMCARB_SMC_PARTITION_GPC_MAP 32
    PHYSICAL_GPC_ID
    SYS_PIPE_ID
    SYS_PIPE_LOCAL_GPC_ID
    UGPU_ID
    VALID
        FALSE
        TRUE

LW_PSMCARB_SMC_PARTITION_GPC_MAP__SIZE_1

LW_PSMCARB_TIMESTAMP_CTRL
    DISABLE_TICK
        FALSE
        TRUE

LW_PSMC_BOOT_0
    FOUNDRY
        CHARTERED
        IBM
        SMIC
        SONY
        TOSHIBA
        TSMC
        UMC
    MAJOR_REVISION
    MINOR_REVISION

LW_PSMC_BOOT_2
    MINOR_EXTENDED_REVISION

LW_PTIMER_GR_TICK_FREQ
    SELECT
        MAX

LW_PTIMER_INTR_EN_0

LW_PTOP_DEBUG_1
    FUSES_VISIBLE
        DISABLED
        ENABLED
    OPENGL
        ON

LW_PTOP_DEVICE_INFO2 512
    DEV_DEVICE_PRI_BASE
    DEV_FAULT_ID
        INVALID
    DEV_INSTANCE_ID
    DEV_IS_ENGINE
        FALSE
        TRUE
    DEV_RESET_ID
        INVALID
    DEV_RLENG_ID
    DEV_RUNLIST_PRI_BASE
    DEV_TYPE_ENUM
        C2C
        FLA
        FSP
        GRAPHICS
        GSP
        HSHUB
        IOCTRL
        LCE
        LWDEC
        LWENC
        LWJPG
        OFA
        SEC
    ROW_CHAIN
        LAST
        MORE
    ROW_VALUE
        INVALID

LW_PTOP_DEVICE_INFO_CFG
    MAX_DEVICES
    MAX_ROWS_PER_DEVICE
    NUM_ROWS
    VERSION

LW_PTOP_END_OF_SIM
    REACHED
        ASSERT
        DEASSERT

LW_PTOP_FS_STATUS
    CE
        DISABLE
        ENABLE
    DISPLAY
        DISABLE
        ENABLE
    MSDEC
        DISABLE
        ENABLE
    MSVLD_SEC
        DISABLE
        ENABLE
    PCIE_LANE

LW_PTOP_FS_STATUS_FBIO

LW_PTOP_FS_STATUS_FBIO_SHIFT
    MUX

LW_PTOP_FS_STATUS_FBP

LW_PTOP_FS_STATUS_FBPA

LW_PTOP_FS_STATUS_GPC

LW_PTOP_FS_STATUS_GPC_CLUSTER_IDX___SIZE_1

LW_PTOP_SCAL_NUM_CES

LW_PTOP_SCAL_NUM_FBPAS

LW_PTOP_SCAL_NUM_FBPA_PER_FBP

LW_PTOP_SCAL_NUM_FBPS

LW_PTOP_SCAL_NUM_GPCS

LW_PTOP_SCAL_NUM_LTCS

LW_PTOP_SCAL_NUM_LTC_PER_FBP

LW_PTOP_SCAL_NUM_LWDECS

LW_PTOP_SCAL_NUM_LWENCS

LW_PTOP_SCAL_NUM_LWJPGS

LW_PTOP_SCAL_NUM_LWLINK

LW_PTOP_SCAL_NUM_OFA

LW_PTOP_SCAL_NUM_PES_PER_GPC

LW_PTOP_SCAL_NUM_ROP_PER_GPC

LW_PTOP_SCAL_NUM_SLICES_PER_LTC

LW_PTOP_SCAL_NUM_TPCS

LW_PTOP_SCAL_NUM_TPC_PER_GPC

LW_PTOP_SCAL_NUM_ZLWLL_BANKS

LW_PTOP_SCRATCH1
    FS_SW_PROTECT
        OFF
        ON

LW_PTRIM_FBPA_BCAST_FMON_FAULT_STATUS_DRAMCLK
    DRAMCLK_FMON_FAULT_OUT_STATUS
        TRUE

LW_PTRIM_FBPA_BCAST_HBMPLL_CFG0
    BYPASSPLL

LW_PTRIM_FBPA_FMON_FAULT_STATUS_DRAMCLK 12
    DRAMCLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    DRAMCLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    DRAMCLK_FMON_DC_FAULT
        TRUE
    DRAMCLK_FMON_FAULT_OUT_STATUS
        TRUE
    DRAMCLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_B_CTRL 32
    ENABLE
        INIT
        NO
        YES
    REQ_EXT_OVR
        INIT
        NO
        YES
    REQ_EXT_OVR_VAL
        INIT
    REQ_OVR
        INIT
        NO
        YES
    REQ_OVR_VAL
        INIT
        NO
        YES
    REQ_SW_SLOWDOWN
        NO
        YES

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_CFG1 32
    REQ_EXT_TIME
        INIT
        MAX

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_CFG2 32
    ACK_CLR_TIME
        INIT
        MAX
    ACK_WAIT_TIME
        INIT
        MAX

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_CTRL 32
    ENABLE
        INIT
        NO
        YES
    REQ_EXT_OVR
        INIT
        NO
        YES
    REQ_EXT_OVR_VAL
        INIT
    REQ_OVR
        INIT
        NO
        YES
    REQ_OVR_VAL
        INIT
        NO
        YES
    REQ_SW_SLOWDOWN
        NO
        YES

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_DEBUG 32
    STATE_LWR

LW_PTRIM_GPC_AVFS_QUICK_SLOWDOWN_REQ_CNTR 32
    VAL

LW_PTRIM_GPC_BCAST_AVFS_CPM_CFG
   CPM_COMMON_INST_CONFIG
   CPM_HARD_MACRO_UPDATE

LW_PTRIM_GPC_BCAST_AVFS_CPM_CLK_CFG
   CLEAR
       SET
       UNSET
   ENABLE
   PAUSE
       SET
       UNSET

LW_PTRIM_GPC_BCAST_FMON_FAULT_STATUS_GPCCLK_DIV2
    GPCCLK_DIV2_FMON_FAULT_OUT_STATUS
        TRUE

LW_PTRIM_GPC_BCAST_GPCPLL_CFG
    ENABLE
        YES
    EN_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PTRIM_GPC_FMON_FAULT_STATUS_GPCCLK_DIV2 8
    GPCCLK_DIV2_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    GPCCLK_DIV2_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    GPCCLK_DIV2_FMON_DC_FAULT
        TRUE
    GPCCLK_DIV2_FMON_FAULT_OUT_STATUS
        TRUE
    GPCCLK_DIV2_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_LWLINK_UPHY0_PLL0_CTRL4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PTRIM_LWLINK_UPHY0_PLL0_CTRL5
    CFG_RDATA

LW_PTRIM_LWLINK_UPHY0_PLL1_CTRL4
    CFG_ADDR
    CFG_RDS
        ON
    CFG_WDATA
    CFG_WDS

LW_PTRIM_LWLINK_UPHY0_PLL1_CTRL5
    CFG_RDATA

LW_PTRIM_SYS_FBIO_SPARE
    FBIO_SPARE
        INIT

LW_PTRIM_SYS_FMON_FAULT_STATUS_LWL_COMMON_CLK
    LWL_COMMON_CLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    LWL_COMMON_CLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    LWL_COMMON_CLK_FMON_DC_FAULT
        TRUE
    LWL_COMMON_CLK_FMON_FAULT_OUT_STATUS
        TRUE
    LWL_COMMON_CLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_SYS_FMON_FAULT_STATUS_PEX_REFCLK
    PEX_REFCLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    PEX_REFCLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    PEX_REFCLK_FMON_DC_FAULT
        TRUE
    PEX_REFCLK_FMON_FAULT_OUT_STATUS
        TRUE
    PEX_REFCLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_SYS_FMON_FAULT_STATUS_PWRCLK
    PWRCLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    PWRCLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    PWRCLK_FMON_DC_FAULT
        TRUE
    PWRCLK_FMON_FAULT_OUT_STATUS
        TRUE
    PWRCLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_SYS_FMON_FAULT_STATUS_UTILSCLK
    UTILSCLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    UTILSCLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    UTILSCLK_FMON_DC_FAULT
        TRUE
    UTILSCLK_FMON_FAULT_OUT_STATUS
        TRUE
    UTILSCLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_SYS_FMON_FAULT_STATUS_XCLK
    XCLK_FMON_COUNT_HIGHER_THRESH_HIGH_FAULT
        TRUE
    XCLK_FMON_COUNT_LOWER_THRESH_HIGH_FAULT
        TRUE
    XCLK_FMON_DC_FAULT
        TRUE
    XCLK_FMON_FAULT_OUT_STATUS
        TRUE
    XCLK_FMON_OVERFLOW_ERROR
        TRUE

LW_PTRIM_SYS_GPCPLL_CFG
    BYPASSPLL_CYA
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    EN_LCKDET
        POWER_OFF
        POWER_ON
    IDDQ
        POWER_OFF
        POWER_ON
    LOCK_OVERRIDE
        DISABLE
        ENABLE
    PLL_LOCK
        FALSE
        TRUE
    RESETB
        ASSERT
        DEASSERT
    SEL_TESTOUT

LW_PTRIM_SYS_ISM_NM_CTRL
    ISM_NM_PRI_TRIGGER

LW_PTRIM_SYS_JTAGINTFC
    CLK_DIVSEL
    JTAGTM_INTFC_CLK_EN
        OFF
        ON

LW_PTRIM_SYS_LTCPLL_CFG
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PTRIM_SYS_NAFLL_SYS_PWR_SENSE_ADC_CTRL2
    ADC_CTRL
        INIT
    ADC_CTRL_COARSE_OFFSET
        INIT
    ADC_CTRL_DOUT_MUX_ACTIVE
        INIT
    ADC_CTRL_DUTY_CYCLE_CONTROL
        INIT
    ADC_CTRL_GAIN
        INIT
    ADC_CTRL_OFFSET
        INIT
    ADC_CTRL_OVERRIDE_VDD_DETECT
        INIT

LW_PTRIM_SYS_NAFLL_SYS_PWR_SENSE_ADC_MULTISAMPLER
    NUM_SAMPLES
        INIT

LW_PTRIM_SYS_SYSPLL_CFG
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    EN_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PTRIM_SYS_XBARPLL_CFG
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    EN_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PVTRIM_SYS_DISPPLL_CFG
    ENABLE
        YES
    IDDQ
        POWER_ON

LW_PVTRIM_SYS_SPPLL0_CFG
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    EN_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PVTRIM_SYS_SPPLL1_CFG
    ENABLE
        YES
    ENB_LCKDET
        POWER_ON
    EN_LCKDET
        POWER_ON
    PLL_LOCK
        TRUE

LW_PVTRIM_SYS_STATUS_SEL_VCO
    DISPCLK_OUT
        ALT_PATH
        VCO_PATH

LW_PVTRIM_SYS_VPLL_CFG 4
    ENABLE
        YES

LW_PVTRIM_SYS_VPLL_CFG2 4
    SSD_EN_SDM
        YES

LW_PVTRIM_SYS_VPLL_COEFF 4
    MDIV
        INIT
    NDIV
        INIT
    PLDIV

LW_PVTRIM_SYS_VPLL_SSD0 4
    SDM_DIN

LW_RAMUSERD_BASE_SHIFT -virtual_export

LW_REDUCTIONTSTATE_STAT_RESIDENCY_BIN_CTRL_HIGH -domain nport
    LIMIT

LW_REDUCTIONTSTATE_STAT_RESIDENCY_BIN_CTRL_LOW -domain nport
    LIMIT

LW_REDUCTIONTSTATE_STAT_RESIDENCY_CONTROL -domain nport
    ENABLE_TIMER
        DISABLE
        ENABLE
    SNAP_ON_DEMAND
        DISABLE
        ENABLE

LW_REDUCTIONTSTATE_STAT_RESIDENCY_COUNT_CTRL -domain nport
    AUTOINCR
        OFF
        ON
    INDEX
        MCID_STRIDE

LW_REDUCTIONTSTATE_STAT_RESIDENCY_COUNT_DATA -domain nport
    COUNT

LW_RUNLIST_CHANNEL_CONFIG -domain runlist
    CHRAM_BAR0_OFFSET

LW_RUNLIST_ENGINE_STATUS0 4 -domain runlist
    ENGINE
        BUSY

LW_RUNLIST_ENGINE_STATUS_DEBUG 4 -domain runlist
    ENGINE_ID
    IF_EN
        DISABLED
        ENABLED
    PIPE0_NO_CREDITS
        FALSE
        TRUE
    PIPE0_WFI
        FALSE
        TRUE
    PIPE1_NO_CREDITS
        FALSE
        TRUE
    PIPE1_WFI
        FALSE
        TRUE

LW_RUNLIST_INFO -domain runlist
    ENG_IDLE
        FALSE
        TRUE
    RUNLIST_IDLE
        FALSE
        TRUE

LW_RUNLIST_INTERNAL_DOORBELL -domain runlist
    CHID

LW_RUNLIST_PREEMPT -domain runlist
    RUNLIST_PREEMPT_PENDING
        TRUE

LW_RUNLIST_SUBMIT -domain runlist
    LENGTH
        MAX
        ZERO

LW_RUNLIST_SUBMIT_BASE_HI -domain runlist

LW_RUNLIST_SUBMIT_BASE_LO -domain runlist

LW_RUNLIST_USERD_WRITEBACK -domain runlist
    TIMER
        100
        DISABLED
        SHORT
    TIMESCALE
        0

LW_SCAL_LITTER_MAX_NUM_SMC_ENGINES

LW_SCAL_LITTER_NUM_CPC_PER_GPC -virtual_export
LW_SCAL_LITTER_NUM_FBPS -virtual_export
LW_SCAL_LITTER_NUM_IOCTRL -virtual_export
LW_SCAL_LITTER_NUM_LTC_LTS_WAYS -virtual_export
LW_SCAL_LITTER_NUM_LTC_PER_FBP -virtual_export
LW_SCAL_LITTER_NUM_LTC_SLICES -virtual_export
LW_SCAL_LITTER_NUM_LWLINK -virtual_export
LW_SCAL_LITTER_NUM_SLICES_PER_LTC -virtual_export
LW_SCAL_LITTER_NUM_SM_PER_TPC -virtual_export
LW_SCAL_LITTER_NUM_SYSB -virtual_export
LW_SCAL_LITTER_NUM_SYSC -virtual_export

LW_SOE_FALCON_ENGCTL_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_SOE_FALCON_ENGINE
    RESET
        FALSE
        TRUE

LW_SOE_FALCON_RESET_PRIV_LEVEL_MASK
    WRITE_PROTECTION_LEVEL0
        ENABLE

LW_SOE_RESET_SEQUENCE
    REQUESTED
        YES

LW_SW_BRIDGE_GPU_BACKDOOR_EC_3
    PCH_STUB
        ENABLE
    PEXRST
        ASSERT
        DEASSERT
    PEXRST_OVERRIDE
        ENABLE

LW_SW_BRIDGE_GPU_BACKDOOR_LTSSM_STATUS0
    SWITCH_DSP
        L0
        L2

LW_SW_BRIDGE_REG_PM_CONTROL
    DSP_FORCE_L2
        DISABLE
        ENABLE

LW_THERM_ADC_RAW_CORRECTION
    VALUE
        INIT

LW_THERM_ARP_CFG
    ENABLE

LW_THERM_ARP_STATUS
    ARP_ADR
    AV_FLAG

LW_THERM_GPC_TSENSE_INDEX
    GPC_BJT_INDEX
        MAX
        MIN
    GPC_INDEX
        MAX
        MIN
    READINCR
        DISABLED
        ENABLED

LW_THERM_GPC_TSENSE_INDEX_SNAPSHOT
    GPC_BJT_INDEX
        MAX
        MIN
    GPC_INDEX
        MAX
        MIN
    READINCR
        DISABLED
        ENABLED

LW_THERM_I2CS_SCRATCH
   DATA

LW_THERM_I2CS_SCRATCH_FSP_BOOT_COMPLETE
    STATUS
        FAILED
        SUCCESS

LW_THERM_I2C_ADDR
    0
    1
    2
    3

LW_THERM_INTR_EN_0

LW_THERM_MSVDD_RAM_ASSIST_DBG_0
    ASSIST_STAT
        DISABLE
        ENABLE
    TEMP_LUT_OP_HIGH
    TEMP_LUT_OP_LOW

LW_THERM_MSVDD_RAM_ASSIST_DBG_1
    LUT_INDEX
    TSENSE_FIXED_POINT
    TSENSE_STATE

LW_THERM_LWL_TSENSE_INDEX_SNAPSHOT
    INDEX
        MAX
        MIN
    READINCR
        DISABLED
        ENABLED

LW_THERM_SELWRE_WR_SCRATCH_3
    MEM_TABLE_INDEX

LW_THERM_SENSOR_1
    SELECT_SW_A
        ON
    SELECT_SW_B
        ON

LW_THERM_SENSOR_2
    SW_A
    SW_B

LW_THERM_SLOWDOWN_PWM_0
    EN
        DISABLE
        ENABLE
    PERIOD
        MAX

LW_THERM_SLOWDOWN_PWM_1
    HI
        MAX

LW_THERM_TEMP_SENSOR_GPC_TSENSE_LWRR_SNAPSHOT -alias LW_THERM_TEMP_SENSOR_GPC_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TEMP_SENSOR_GPC_TSENSE_OFFSET_LWRR_SNAPSHOT -alias LW_THERM_TEMP_SENSOR_OFFSET_GPC_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TEMP_SENSOR_LWL_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TEMP_SENSOR_OFFSET_LWL_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TEMP_SENSOR_OFFSET_SYS_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TEMP_SENSOR_SYS_TSENSE_SNAPSHOT
    FIXED_POINT
        MAX
        MIN
        ZERO
    STATE
        INVALID
        VALID

LW_THERM_TSENSE_GLOBAL_SNAPSHOT
    CMD
       NO_CMD
       TRIGGER

LW_THERM_TSENSE_U2_A_0_BJT_0
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_0_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_1
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_1_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_2
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_2_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_3
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_3_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_4
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_4_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_5
    SOURCE
        INIT
    TEMPERATURE
        INIT
    TEMPERATURE_EN
        INIT
    TEMPERATURE_VALID
        INIT

LW_THERM_TSENSE_U2_A_0_BJT_5_TEMPERATURE_MODIFICATIONS
    TEMPERATURE_OFFSET
        INIT
    TEMPERATURE_OVERRIDE
        INIT
    TEMPERATURE_OVERRIDE_EN
        INIT

LW_THERM_VID0_PWM 2
    PERIOD

LW_THERM_VID1_PWM 2
    HI

LW_THERM_VID_PWM_TRIGGER_MASK
    0_SETTING_NEW
        DONE
        TRIGGER
    1_SETTING_NEW
        DONE
        TRIGGER

LW_TPC_IN_GPC_STRIDE

LW_TREX_ARB_WEIGHT_REQ0 -domain nport
    ENTRY

LW_TREX_ARB_WEIGHT_REQ1 -domain nport
    ENTRY

LW_TREX_ARB_WEIGHT_RSP0 -domain nport
    ENTRY

LW_TREX_ARB_WEIGHT_RSP1 -domain nport
    ENTRY

LW_TREX_BUFFER_READY -domain nport
    BUFFERRDY
        DISABLE
        ENABLE

LW_TREX_CTRL -domain nport
    DATA_LFSR_EN
        DISABLE
        ENABLE
    ECC_ENABLE
        DISABLE
        ENABLE
    MODE
        DISABLE
        DYNAMIC
    NCISOC_DST
        NPG_INGRESS
        TLC_TX
    NCISOC_SRC
        NPG_EGRESS
        TLC_RX

LW_TREX_DATAPATTERN_RAM -domain nport
    ADDRESS
        DATAPATTERN_RAM_DEPTH
        INIT
    AUTO_INCR
        DISABLE
        ENABLE

LW_TREX_DATAPATTERN_RAMDATAx -domain nport -replace_array x=%d 8
    ENTRY

LW_TREX_DATA_FLIT_CFG -domain nport
    CONFIG
        PATTERN_RAM_INDEX
        PATTERN_RAM_LOOP

LW_TREX_DATA_LFSR_MASK -domain nport
    MASK

LW_TREX_DEBUG0 -domain nport
    LWRRENT_REQ0_DM_ADDR
    LWRRENT_REQ1_DM_ADDR

LW_TREX_DEBUG1 -domain nport

LW_TREX_DEBUG2 -domain nport

LW_TREX_DYNAMIC_MODE_REQ_RAM -domain nport
    ADDRESS
        DYNAMIC_MODE_REQ_RAM_DEPTH
    AUTO_INCR
        DISABLE
        ENABLE
    SEL
        REQ0_RAM
        REQ1_RAM

LW_TREX_DYNAMIC_MODE_REQ_RAMDATA0 -domain nport
    NCISOC_REQATTR_LSB
    NCISOC_REQ_CMD
    NCISOC_REQ_CS
    NCISOC_VC
    REPEAT_COUNT

LW_TREX_DYNAMIC_MODE_REQ_RAMDATA1 -domain nport
    NCISOC_REQATTR
    NCISOC_REQATTR_MSB

LW_TREX_DYNAMIC_MODE_REQ_RAMDATA2 -domain nport
    NCISOC_REQCONTEXT
    NCISOC_REQ_EXTCS

LW_TREX_DYNAMIC_MODE_REQ_RAMDATA3 -domain nport
    NCISOC_PKTDEBUG
    NCISOC_REQLAN
    NCISOC_REQ_ADDR_MSB
    NCISOC_REQ_ADDR_ROUTE

LW_TREX_DYNAMIC_MODE_REQ_RAMDATA4 -domain nport
    DBI_EN
    NCISOC_REQID
    NCISOC_TGTID
    SLEEP

LW_TREX_DYNAMIC_MODE_REQ_RAM_VLD -domain nport
    RAM0
    RAM1

LW_TREX_HW_CTRL -domain nport
    ENABLE -alias STARTREQSEQUENCE
        DISABLE_HW_READ
        ENABLE_HW_READ
    GLOBALTREXENABLE
        GLOBAL_TREX_DISABLE
        GLOBAL_TREX_ENABLE
    REQSEQUENCEBUSY
        BUSY
        DONE

LW_TREX_INITIALIZATION -domain nport
    DATAPATTERN_INIT
        HWINIT
    REQRAM_INIT
        HWINIT
    TAGPOOL_INIT
        HWINIT

LW_TREX_QUEUE_CTRL -domain nport
    DATA_POLICY
        0_F
        ALL_ONES
        ALL_ZEROS
        A_5
    REPEAT_COUNT

LW_TREX_SW_RSP_CHECK_FAIL_CNT_HIGH -domain nport
    COUNT

LW_TREX_SW_RSP_CHECK_FAIL_CNT_LOW -domain nport
    COUNT

LW_TREX_SW_RSP_CHECK_PASS_CNT_HIGH -domain nport
    COUNT

LW_TREX_SW_RSP_CHECK_PASS_CNT_LOW -domain nport
    COUNT

LW_TREX_SW_RSP_CMP_CHECKSUM_DATA -domain nport
    DATA

LW_TREX_SW_RSP_CMP_CHECKSUM_INDEX -domain nport
    AUTOINCR
        OFF
        ON
    INDEX
        MAX
        MIN

LW_TREX_TAGPOOL_MAXLIMIT -domain nport
    VCSET0
    VCSET1

LW_UFLUSH_FB_FLUSH

LW_UFLUSH_L2_WAIT_FOR_SYS_PENDING_READS
    OUTSTANDING
        TRUE
    PENDING
        BUSY
        ISSUE

LW_UPHY_DLM_AE_EOM_MEAS_CTRL0
    FOM_MODE

LW_UPHY_DLM_AE_EOM_MEAS_CTRL1
    BER_YH_NBLKS_MAX
    BER_YH_NERRS_MIN
    BER_YL_NBLKS_MAX
    BER_YL_NERRS_MIN

LW_UXL_LANE_COMMON_MCAST_CTL
    LANE_MASK

LW_UXL_LANE_REG_AUX_CTL_0 1

LW_UXL_LANE_REG_DIRECT_CTL_1 1
    CFG_ADDR
    CFG_RDS
    CFG_WDATA
    CFG_WDS

LW_UXL_LANE_REG_DIRECT_CTL_2 1
    CFG_RDATA

LW_UXL_LANE_REG_MISC_CTL_0 1
LW_UXL_LANE_REG_MISC_CTL_1 1
LW_UXL_LANE_REG_MISC_CTL_2 1

LW_UXL_PLL_REG_CTL_0 1
    REFCLKBUF_EN
        ENABLED

LW_UXL_PLL_REG_CTL_1 1

LW_UXL_PLL_REG_DIRECT_CTL_1 1
    CFG_ADDR
    CFG_RDS
    CFG_WDATA
    CFG_WDS

LW_UXL_PLL_REG_DIRECT_CTL_2 1
    CFG_RDATA


LW_VBUS_VF_BAR1_BLOCK -virtual_mirror LW_VIRTUAL_FUNCTION_PRIV_BAR1_BLOCK
    MODE
        PHYSICAL

LW_VIRTUAL_FUNCTION_ERR_CONT
    GRAPHICS
        NOT_PENDING
        PENDING
    LTC
        NOT_PENDING
        PENDING
    MMU_ECC
        NOT_PENDING
        PENDING

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF 8

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_EN_CLEAR 8

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_EN_SET 8

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_LEAF_TRIGGER
    VECTOR

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP 1

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP_EN_CLEAR 1

LW_VIRTUAL_FUNCTION_PRIV_CPU_INTR_TOP_EN_SET 1

LW_XAL_EP_BAR0_WINDOW -alias LW_PBUS_BAR0_WINDOW
    BASE

LW_XAL_EP_BAR0_WINDOW_BASE_SHIFT -alias LW_PBUS_BAR0_WINDOW_BASE_SHIFT

LW_XPL_DL_BAD_DLLP_COUNT -domain xpl -alias LW_XP_BAD_DLLP_COUNT -domain xp3g
    VALUE

LW_XPL_DL_BAD_TLP_COUNT -domain xpl -alias LW_XP_BAD_TLP_COUNT -domain xp3g
    VALUE

LW_XPL_DL_LCRC_ERRORS_COUNT -domain xpl -alias LW_XP_LCRC_ERRORS_COUNT -domain xp3g
    VALUE

LW_XPL_DL_LTSSM_RECOVERY_REASON -domain xpl
    VALUE

LW_XPL_DL_NAKS_RCVD_COUNT -domain xpl -alias LW_XP_NAKS_RCVD_COUNT -domain xp3g
    ILLOGICAL_VALUE
    VALUE

LW_XPL_DL_NAKS_SENT_COUNT -domain xpl -alias LW_XP_NAKS_SENT_COUNT -domain xp3g
    VALUE

LW_XPL_DL_RECEIVER_ERRORS_COUNT -domain xpl -alias LW_XP_RECEIVER_ERRORS_COUNT -domain xp3g
    VALUE

LW_XPL_DL_REPLAY_COUNT -domain xpl -alias LW_XP_REPLAY_COUNT -domain xp3g
    VALUE

LW_XPL_DL_REPLAY_ROLLOVER_COUNT -domain xpl -alias LW_XP_REPLAY_ROLLOVER_COUNT -domain xp3g
    VALUE

LW_XPL_DL_SKPOS_ERRORS_COUNT -domain xpl -alias LW_XP_SKPOS_ERRORS_COUNT -domain xp3g
    VALUE

LW_XPL_PHYCTL_PL_UPHY_LANE_CTL_0 17 -domain xpl
    CFG_ADDR
    CFG_WDATA
    CFG_WDS

LW_XPL_PHYCTL_PL_UPHY_LANE_CTL_2 17 -domain xpl
    RX_EOM_DONE
        ASSERTED
        DEASSERTED
    RX_EOM_EN
        ASSERTED
        DEASSERTED
    RX_EOM_OVRD
        ASSERTED
        DEASSERTED
    RX_EOM_STATUS

LW_XPL_PHYCTL_PL_UPHY_PLL_CFG_CTL_0 -domain xpl
    CFG_ADDR
    CFG_RDS

LW_XPL_PHYCTL_PL_UPHY_PLL_CFG_CTL_1 -domain xpl
    CFG_RDATA

LW_XPL_PL_LTSSM_ASLM_COUNT -domain xpl -alias LW_XP_ASLM_COUNT -domain xp3g

LW_XPL_PL_LTSSM_EQUALIZATION_0 -domain xpl -alias LW_XP_PL_EQUALIZATION_0 -domain xp3g
    LANE_NUM_SEL
    LOCAL_MAINLWR
    LOCAL_POSTLWR
    LOCAL_PRELWR
    LOCAL_PRESET
    LOCAL_USE_PRESET
    SPEED_SEL

LW_XPL_PL_LTSSM_EQUALIZATION_1 -domain xpl -alias LW_XP_PL_EQUALIZATION_1 -domain xp3g
    LANE_NUM_SEL
    LOCAL_MAINLWR
    LOCAL_POSTLWR
    LOCAL_PRELWR
    LOCAL_PRESET
    LOCAL_USE_PRESET
    SPEED_SEL

LW_XPL_PL_LTSSM_ERROR_COUNTER_RESET -domain xpl
    L1_1_ENTRY_COUNT
        PENDING
    L1_2_ABORT_COUNT
        PENDING
    L1_2_ENTRY_COUNT
        PENDING
    L1_CPM_ENTRY_COUNT
        PENDING
    L1_ENTRY_COUNT
        PENDING
    L1_PLL_PD_ENTRY_COUNT
        PENDING

LW_XPL_PL_LTSSM_L0_TO_RECOVERY_COUNT -domain xpl -alias XP_L0_TO_RECOVERY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_1_ENTRY_COUNT -domain xpl -alias LW_XP_L1_1_ENTRY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_2_ABORT_COUNT -domain xpl -alias LW_XP_L1_2_ABORT_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_2_ENTRY_COUNT -domain xpl -alias LW_XP_L1_2_ENTRY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_CPM_ENTRY_COUNT -domain xpl -alias LW_XP_DEEP_L1_ENTRY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_ENTRY_COUNT -domain xpl -alias LW_XP_L1_ENTRY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_PLL_PD_ENTRY_COUNT -domain xpl -alias LW_XP_L1P_ENTRY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_L1_TO_RECOVERY_COUNT -domain xpl -alias XP_L1_TO_RECOVERY_COUNT -domain xp3g
    VALUE

LW_XPL_PL_LTSSM_LCTRL_2 -domain xpl

LW_XPL_PL_LTSSM_LINK_STATUS_0 -domain xpl -alias LW_XP_PL_LINK_STATUS_0 -domain xp3g
    ACTIVE_RX_LANES
        00_00
        01_00
        01_01
        02_02
        03_00
        03_02
        03_03
        04_04
        05_04
        05_05
        06_06
        07_00
        07_04
        07_06
        07_07
        08_08
        09_08
        09_09
        10_10
        11_08
        11_10
        11_11
        12_12
        13_12
        13_13
        14_14
        15_00
        15_08
        15_12
        15_14
        15_15
        NULL
    ACTIVE_TX_LANES
        00_00
        01_00
        01_01
        02_02
        03_00
        03_02
        03_03
        04_04
        05_04
        05_05
        06_06
        07_00
        07_04
        07_06
        07_07
        08_08
        09_08
        09_09
        10_10
        11_08
        11_10
        11_11
        12_12
        13_12
        13_13
        14_14
        15_00
        15_08
        15_12
        15_14
        15_15
        NULL

LW_XPL_PL_LTSSM_RECOVERY_COUNT -domain xpl -alias LW_XP_RECOVERY_COUNT -domain xp3g
    VALUE
LW_XPL_PL_LTSSM_RECOVERY_EQ_PHASE0_TOTAL_TIME -domain xpl
LW_XPL_PL_LTSSM_RECOVERY_EQ_PHASE1_TOTAL_TIME -domain xpl
LW_XPL_PL_LTSSM_RECOVERY_EQ_PHASE2_TOTAL_TIME -domain xpl
LW_XPL_PL_LTSSM_RECOVERY_EQ_PHASE3_TOTAL_TIME -domain xpl

LW_XPL_PL_LTSSM_RECOVERY_REASON -domain xpl
   VALUE

LW_XPL_PL_PAD_CTL_ECTL_R1_0 -domain xpl -alias XP_PEX_PAD_ECTL_1_R1 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R1_1 -domain xpl -alias XP_PEX_PAD_ECTL_4_R1 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R2_0 -domain xpl -alias XP_PEX_PAD_ECTL_1_R2 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R2_1 -domain xpl -alias XP_PEX_PAD_ECTL_4_R2 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_0 -domain xpl -alias XP_PEX_PAD_ECTL_1_R3   -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_1 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_0 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_2 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_1 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_3 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_2 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_4 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_3 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_5 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_4 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_6 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_5 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R3_7 -domain xpl -alias XP_PEX_PAD_ECTL_4_R3_6 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R4_0 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_1 -domain xpl -alias XP_PEX_PAD_ECTL_4_R4_0 -domain xp3g
LW_XPL_PL_PAD_CTL_ECTL_R4_2 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_3 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_4 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_5 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_6 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R4_7 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_0 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_1 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_2 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_3 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_4 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_5 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_6 -domain xpl
LW_XPL_PL_PAD_CTL_ECTL_R5_7 -domain xpl

LW_XPL_PL_PAD_CTL_GEN3_EQ -domain xpl
LW_XPL_PL_PAD_CTL_GEN4_EQ -domain xpl
LW_XPL_PL_PAD_CTL_GEN5_EQ -domain xpl

LW_XPL_PL_PAD_CTL_LANES_DETECTED -domain xpl -alias LW_XP_PL_LANES_DETECTED -domain xp3g
    IN_DETECT

LW_XPL_PL_PAD_CTL_PAD_PWRDN -domain xpl
    IGNORE_RXCLK_DISABLE_ACK
    IGNORE_TXCLK_DISABLE_ACK
    IGNORE_XCLK_DISABLE_ACK
    L1_2_IDDQ_ASSERT_EN
    L1_ONLY_LANE0_IDLE_DETECTOR_EN
    L1_SLEEP_ASSERT_EN
    L1_SLEEP_VALUE
    OVERRIDE_GLOBAL_BLCG_EN_CTRL
    RATE_CHANGE_SLEEP_VALUE
    SLCG_LATENCY_VALUE

LW_XPL_PL_PAD_CTL_PM_TIMER_0 -domain xpl

LW_XPL_PL_PAD_CTL_RX_CTL -domain xpl

LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R3_0 -domain xpl
LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R3_1 -domain xpl
LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R4_0 -domain xpl
LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R4_1 -domain xpl
LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R5_0 -domain xpl
LW_XPL_PL_PAD_CTL_TX_MARGIN_MAP_R5_1 -domain xpl

LW_XPL_PL_RXLANES_8B10B_ERRORS_COUNT -domain xpl -alias XP_8B10B_ERRORS_COUNT -domain xp3g

LW_XPL_PL_RXLANES_ERRORS_COUNT 16 -domain xpl
   FREEZE
   RESET
   VALUE

LW_XPL_PL_RXLANES_ERROR_STATUS -domain xpl -alias LW_XP_LANE_ERROR_STATUS -domain xp3g

LW_XPL_PL_RXLANES_SYNC_HEADER_ERRORS_COUNT -domain xpl -alias LW_XP_SYNC_HEADER_ERRORS_COUNT -domain xp3g

LW_XP_8B10B_ERRORS_COUNT -domain xp3g

LW_XP_ASLM_COUNT 1 -domain xp3g

LW_XP_BAD_DLLP_COUNT 1 -domain xp3g

LW_XP_BAD_TLP_COUNT 1 -domain xp3g

LW_XP_CHIPSET_XMIT_L0S_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_DEEP_L1_ENTRY_COUNT 1 -domain xp3g

LW_XP_ERROR_COUNTER_RESET -domain xp3g
    CHIPSET_XMIT_L0S_ENTRY_COUNT
        DONE
        PENDING
    GPU_XMIT_L0S_ENTRY_COUNT
        DONE
        PENDING
    L1P_ENTRY_COUNT
        DONE
        PENDING
    L1_1_ENTRY_COUNT
        DONE
        PENDING
    L1_2_ABORT_COUNT
        DONE
        PENDING
    L1_2_ENTRY_COUNT
        DONE
        PENDING
    L1_ENTRY_COUNT
        DONE
        PENDING
    L1_SHORT_DURATION_COUNT
        DONE
        PENDING
    L1_SUBSTATE_TO_DEEP_L1_TIMEOUT_COUNT
        DONE
        PENDING

LW_XP_FAILED_L0S_EXITS_COUNT 1 -domain xp3g

LW_XP_GEN2_FTS -domain xp3g

LW_XP_GPU_XMIT_L0S_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_IDLE_TIMER_0 -domain xp3g

LW_XP_IDLE_TIMER_1 -domain xp3g

LW_XP_IDLE_TIMER_2 -domain xp3g

LW_XP_L0_TO_RECOVERY_COUNT 1 -domain xp3g

LW_XP_L1P_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_1_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_2_ABORT_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_2_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_ENTRY_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_SHORT_DURATION_COUNT 1 -domain xp3g
    VALUE

LW_XP_L1_SUBSTATE_4
    CYA_ASPM_L1_1_ENABLED
        NO
        YES
    CYA_ASPM_L1_2_ENABLED
        NO
        YES

LW_XP_L1_SUBSTATE_TO_DEEP_L1_TIMEOUT_COUNT 1 -domain xp3g

LW_XP_L1_TO_RECOVERY_COUNT 1 -domain xp3g

LW_XP_LANE_ERRORS_COUNT_0 -domain xp3g

LW_XP_LANE_ERRORS_COUNT_1 -domain xp3g

LW_XP_LANE_ERRORS_COUNT_2 -domain xp3g

LW_XP_LANE_ERRORS_COUNT_3 -domain xp3g

LW_XP_LANE_ERROR_STATUS -domain xp3g

LW_XP_LCRC_ERRORS_COUNT 1 -domain xp3g

LW_XP_NAKS_RCVD_COUNT 1 -domain xp3g

LW_XP_NAKS_SENT_COUNT 1 -domain xp3g

LW_XP_PEX_PAD_CTL_1 -domain xp3g

LW_XP_PEX_PAD_CTL_2 -domain xp3g

LW_XP_PEX_PAD_CTL_3 -domain xp3g

LW_XP_PEX_PAD_CTL_4 -domain xp3g

LW_XP_PEX_PAD_CTL_5 -domain xp3g
    RX_EOM_DONE
    RX_EOM_EN
        DISABLE
        ENABLE
    RX_EOM_OVRD
        DISABLE
        ENABLE
    RX_EOM_STATUS

LW_XP_PEX_PAD_CTL_6 -domain xp3g

LW_XP_PEX_PAD_CTL_7 -domain xp3g

LW_XP_PEX_PAD_CTL_8 -domain xp3g
    CFG_ADDR
    CFG_RDS
    CFG_WDATA
    CFG_WDS

LW_XP_PEX_PAD_CTL_9 -domain xp3g
    CFG_RDATA

LW_XP_PEX_PAD_CTL_10 -domain xp3g

LW_XP_PEX_PAD_CTL_SEL -domain xp3g
    LANE_SELECT
        LANES_15_0

LW_XP_PEX_PAD_ECTL_1_R1 -domain xp3g

LW_XP_PEX_PAD_ECTL_1_R2 -domain xp3g

LW_XP_PEX_PAD_ECTL_1_R3 -domain xp3g

LW_XP_PEX_PAD_ECTL_2_R1 -domain xp3g

LW_XP_PEX_PAD_ECTL_2_R2 -domain xp3g

LW_XP_PEX_PAD_ECTL_2_R3 -domain xp3g

LW_XP_PEX_PAD_ECTL_3_R1 -domain xp3g

LW_XP_PEX_PAD_ECTL_3_R2 -domain xp3g

LW_XP_PEX_PAD_ECTL_3_R3 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R1 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R2 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_0 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_1 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_2 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_3 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_4 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_5 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R3_6 -domain xp3g

LW_XP_PEX_PAD_ECTL_4_R4_0 -domain xp3g

LW_XP_PEX_PLL -domain xp3g
    CLK_REQ_EN
        DISBLED
        ENABLED
    PWRDN_D0_EN
        DISBLED
        ENABLED
    PWRDN_D1_EN
        DISBLED
        ENABLED
    PWRDN_D2_EN
        DISBLED
        ENABLED
    PWRDN_D3_EN
        DISBLED
        ENABLED

LW_XP_PEX_PLL2 -domain xp3g

LW_XP_PEX_PLL_CTL1 -domain xp3g

LW_XP_PEX_PLL_CTL2 -domain xp3g

LW_XP_PEX_PLL_CTL3 -domain xp3g

LW_XP_PEX_PLL_CTL4_PLL -domain xp3g

LW_XP_PEX_PLL_CTL5 -domain xp3g
    CFG_ADDR
    CFG_RDS
        PENDING
    CFG_WDATA
    CFG_WDS

LW_XP_PEX_PLL_CTL6 -domain xp3g
    CFG_RDATA

LW_XP_PL_CYA_1 1 -domain xp3g
    BLOCK_HOST2XP_HOLD_LTSSM
        DISABLE
        ENABLE

LW_XP_PL_EQUALIZATION_0 -domain xp3g

LW_XP_PL_EQUALIZATION_1 -domain xp3g

LW_XP_PL_FTS_DETECT_START 1 -domain xp3g

LW_XP_PL_IDLE_TIMER_L1_MIN 1 -domain xp3g

LW_XP_PL_IDLE_TIMER_RX_L0S_DLY 1 -domain xp3g

LW_XP_PL_IDLE_TIMER_TX_L0S_MIN 1 -domain xp3g

LW_XP_PL_LANES_DETECTED 1 -domain xp3g
    IN_DETECT

LW_XP_PL_LCTRL_2 1 -domain xp3g

LW_XP_PL_LINK_CONFIG_0 1 -domain xp3g
    LTSSM_DIRECTIVE
        CHANGE_SPEED
    MAX_LINK_RATE
        2500_MTPS
        5000_MTPS
        8000_MTPS
        16000_MTPS

LW_XP_PL_LINK_STATUS_0 1 -domain xp3g
    ACTIVE_RX_LANES
        00_00
        01_00
        01_01
        02_02
        03_00
        03_02
        03_03
        04_04
        05_04
        05_05
        06_06
        07_00
        07_04
        07_06
        07_07
        08_08
        09_08
        09_09
        10_10
        11_08
        11_10
        11_11
        12_12
        13_12
        13_13
        14_14
        15_00
        15_08
        15_12
        15_14
        15_15
        NULL
    ACTIVE_TX_LANES
        00_00
        01_00
        01_01
        02_02
        03_00
        03_02
        03_03
        04_04
        05_04
        05_05
        06_06
        07_00
        07_04
        07_06
        07_07
        08_08
        09_08
        09_09
        10_10
        11_08
        11_10
        11_11
        12_12
        13_12
        13_13
        14_14
        15_00
        15_08
        15_12
        15_14
        15_15
        NULL

LW_XP_PL_N_FTS_LOCAL 1 -domain xp3g

LW_XP_PL_N_FTS_REMOTE 1 -domain xp3g

LW_XP_PL_PAD_CFG -domain xp3g

LW_XP_PL_PAD_PWRDN -domain xp3g

LW_XP_RECEIVER_ERRORS_COUNT 1 -domain xp3g

LW_XP_RECOVERY_COUNT 1 -domain xp3g

LW_XP_REPLAY_COUNT 1 -domain xp3g

LW_XP_REPLAY_ROLLOVER_COUNT 1 -domain xp3g

LW_XP_SKPOS_ERRORS_COUNT 1 -domain xp3g

LW_XP_SYNC_HEADER_ERRORS_COUNT -domain xp3g

LW_XTL_EP_PRI_CRS_TIMEOUT -domain xtl
    VAL

LW_XTL_EP_PRI_ERROR_COUNTER -domain xtl
    FATAL_ERROR_COUNT_VALUE
    NON_FATAL_ERROR_COUNT_VALUE
    RSVD_CORR_ERROR_COUNT_VALUE
    UNSUPP_REQUEST_COUNT_VALUE

LW_XTL_EP_PRI_ERROR_COUNTER1 -domain xtl
    CORR_ERROR_COUNT_VALUE

LW_XTL_EP_PRI_HOT_RESET_SCRATCH_0 -domain xtl

LW_XTL_EP_PRI_PRIV_XV_0 -domain xtl
    CYA_CPU_REQUEST_RELAXED_ORDERING
    CYA_FORCE_SNOOP_READS_VC0
    CYA_FORCE_SNOOP_WRITES_VC0
    CYA_USE_SERR_ENABLE_FOR_ERROR_REPORTING
    PM_PCIE_UTIL_MODE

LW_XTL_EP_PRI_PWR_MGMT_CYA1 -domain xtl
    ASPM_L0S_ENABLE
    ASPM_L1_1_ENABLE
    ASPM_L1_2_ENABLE
    ASPM_L1_ENABLE
    ASPM_L1_PLL_PD_ENABLE
    CLOCK_PM_ENABLE

LW_XTL_EP_PRI_PWR_MGMT_CYA2 -domain xtl
    ASPM_L0S_ENABLE
    ASPM_L1_1_ENABLE
    ASPM_L1_2_ENABLE
    ASPM_L1_ENABLE
    ASPM_L1_PLL_PD_ENABLE
    CLOCK_PM_ENABLE

LW_XTL_EP_PRI_RESET -domain xtl -alias LW_XVE_RESET_CTRL -domain xve
    ASSERT_FUNDAMENTAL_RESET_ON_HOT_RESET
        NORESET -alias DISABLED
        RESET -alias ENABLED

LW_XTL_EP_PRI_RESET_CTRL_PRIV_LEVEL_MASK -domain xtl
    READ_PROTECTION
        ALL_LEVELS_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED

LW_XTL_EP_PRI_VF_FLR_INTR_PENDING 2 -domain xtl -alias LW_XVE_VF_FLR_INTR_PENDING -domain xve

LW_XTL_EP_PRI_VF_FLR_PENDING 2 -domain xtl -alias LW_XVE_VF_FLR_PENDING -domain xve

LW_XUSB_BAR2_ARU_C11_CSBRANGE

LW_XUSB_BAR2_ARU_FW_SCRATCH
    FIELD
        INIT

LW_XUSB_BAR2_CSB_ADDR 1

LW_XUSB_CSB_UPHY_LANE0_APERTURE_START

LW_XUSB_CSB_UPHY_LANE1_APERTURE_START

LW_XUSB_CSB_UPHY_LANE2_APERTURE_START

LW_XUSB_CSB_UPHY_LANE3_APERTURE_START

LW_XUSB_XHCI_CAP_HCSPARAMS1
    MAXINTRS
        INIT
    MAXPORTS
        INIT
    MAXSLOTS
        INIT
    RSVD0
        00

LW_XUSB_XHCI_OP_PORTSC 16
    CAS
        INIT
    CCS
        DEV
        NODEV
    CEC
        CLEAR
        NOT_PENDING
        PENDING
    CSC
        CLEAR
        NOT_PENDING
        PENDING
    DR
        FALSE
        TRUE
    LWS
        DISABLED
        ENABLED
    OCA
        FALSE
        TRUE
    OCC
        CLEAR
        NOT_PENDING
        PENDING
    PEC
        CLEAR
        NOT_PENDING
        PENDING
    PED
        CLEAR
        DISABLED
        ENABLED
    PIC
        AMBER
        GREEN
        OFF
        UNDEFINED
    PLC
        CLEAR
        NOT_PENDING
        PENDING
    PLS
        COMPLIANCE
        DISABLED
        GOTO_U0
        GOTO_U1
        GOTO_U2
        GOTO_U3
        HOTRESET
        INACTIVE
        LOOPBACK
        POLLING
        RECOVERY
        RESUME
        RXDETECT
        U0
        U1
        U2
        U3
    PP
        OFF
        ON
    PR
        NOT_PENDING
        PENDING
        SET
    PRC
        CLEAR
        NOT_PENDING
        PENDING
    PSPD
        FS
        HS
        LS
        SS
        SSP
        UNDEFINED
        UNKNOWN
    RSVD0
        0
    RSVD2
        00
    WCE
        DISABLED
        ENABLED
    WDE
        DISABLED
        ENABLED
    WOE
        DISABLED
        ENABLED
    WPR
        NOT_PENDING
        PENDING
        SET
    WRC
        CLEAR
        NOT_PENDING
        PENDING

LW_XUSB_XHCI_OP_PORTSC__SIZE_1

LW_XVE_BAR1_CONFIG -domain xve
    OVERWRITE
        ENABLED
    SIZE
        1G
        2G
        4G
        8G
        16G
        32G
        64G
        64M
        128G
        128M
        256M
        512M

LW_XVE_ERROR_COUNTER -domain xve

LW_XVE_ERROR_COUNTER1 -domain xve

LW_XVE_L1_PM_SUBSTATES_CYA -domain xve
    ASPM_L1_1
        NOT_SUPPORTED
        SUPPORTED
    ASPM_L1_2
        NOT_SUPPORTED
        SUPPORTED

LW_XVE_MISC_3 -domain xve
    SCRATCH
        DEFAULT

LW_XVE_PEX_PLL -domain xve

LW_XVE_PPC_STATUS -domain xve
    ALT_MODE_NEG_STATUS
        DONE
        PENDING
    ORIENTATION
        FLIPPED
        NORMAL

LW_XVE_PRIV_MISC_1 -domain pcie
    CYA_AER
        DISABLE
        ENABLE

LW_XVE_PRIV_XP_2 -domain xve

LW_XVE_PRIV_XP_ASLM_COUNTER -domain xve

LW_XVE_PRIV_XP_CHIPSET_XMIT_L0S_ENTRY_COUNT -domain xve

LW_XVE_PRIV_XP_DEEP_L1_ENTRY_COUNT -domain xve

LW_XVE_PRIV_XP_FTS -domain xve

LW_XVE_PRIV_XP_GPU_XMIT_L0S_ENTRY_COUNT -domain xve

LW_XVE_PRIV_XP_L0_TO_RECOVERY_COUNT -domain xve

LW_XVE_PRIV_XP_L1P_ENTRY_COUNT -domain xve

LW_XVE_PRIV_XP_L1_ENTRY_COUNT -domain xve

LW_XVE_PRIV_XP_L1_TO_RECOVERY_COUNT -domain xve

LW_XVE_PRIV_XP_LCTRL_2 -domain xve

LW_XVE_PRIV_XP_NAK_COUNT -domain xve

LW_XVE_PRIV_XP_PAD_PWRDN -domain xve

LW_XVE_PRIV_XP_RECOVERY_COUNT -domain xve

LW_XVE_PRIV_XP_REPLAY_COUNT -domain xve

LW_XVE_PRIV_XP_STATS0 -domain xve

LW_XVE_PRIV_XP_STATS1 -domain xve

LW_XVE_PRIV_XV_0 -domain xve
    CYA_L0S_ENABLE
        DISABLED
        ENABLED
    CYA_L1_ENABLE
        DISABLED
        ENABLED

LW_XVE_PRIV_XV_1 -domain xve
    CYA_XVE_MULTIFUNC
        DISABLE
        ENABLE

LW_XVE_PWR_MGMT_1
    PWR_STATE
        D0
        D1
        D2
        D3HOT

LW_XVE_RESET_CTRL -domain xve
    ASSERT_FUNDAMENTAL_RESET_ON_HOT_RESET
        DISABLED
        ENABLED
    GPU_RESET
    RESET_COUNTER_VAL

LW_XVE_RESET_CTRL_PRIV_LEVEL_MASK -domain xve
    MASK_READ_PROTECTION
        ALL_LEVELS_ENABLED
        ONLY_LEVEL3_ENABLED
    WRITE_PROTECTION
        ALL_LEVELS_ENABLED
        ONLY_LEVEL3_ENABLED

LW_XVE_RESIZE_BAR1_CTRL -domain xve
    BAR_SIZE
        1GB
        2GB
        4GB
        8GB
        16GB
        32GB
        64GB
        64MB
        128GB
        128MB
        256GB
        256MB
        512GB
        512MB

LW_XVE_SUBSYSTEM_ALIAS_PPC -domain xve

LW_XVE_SUBSYSTEM_ALIAS_XUSB -domain xve

LW_XVE_SW_RESET -domain pcie
    CLOCK_COUNTER_EN
    CLOCK_COUNTER_VAL
    CLOCK_ON_SW_RESET
    COUNTER_EN
    COUNTER_VAL
    GPU_ON_SW_RESET
    RESET
