{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489629483274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489629483274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 22:58:03 2017 " "Processing started: Wed Mar 15 22:58:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489629483274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489629483274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hierarquiaMemoria -c hierarquiaMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off hierarquiaMemoria -c hierarquiaMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489629483275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489629483686 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hierarquiaMemoria.v(67) " "Verilog HDL information at hierarquiaMemoria.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1489629483733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarquiamemoria.v 4 4 " "Found 4 design units, including 4 entities, in source file hierarquiamemoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489629483735 ""} { "Info" "ISGN_ENTITY_NAME" "2 memoriaCache " "Found entity 2: memoriaCache" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489629483735 ""} { "Info" "ISGN_ENTITY_NAME" "3 memoriaRAM " "Found entity 3: memoriaRAM" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489629483735 ""} { "Info" "ISGN_ENTITY_NAME" "4 hierarquiaMemoria " "Found entity 4: hierarquiaMemoria" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489629483735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489629483735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeC hierarquiaMemoria.v(194) " "Verilog HDL Implicit Net warning at hierarquiaMemoria.v(194): created implicit net for \"writeC\"" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489629483736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hierarquiaMemoria " "Elaborating entity \"hierarquiaMemoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489629483766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write hierarquiaMemoria.v(186) " "Verilog HDL or VHDL warning at hierarquiaMemoria.v(186): object \"write\" assigned a value but never read" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489629483767 "|hierarquiaMemoria"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 hierarquiaMemoria.v(187) " "Verilog HDL assignment warning at hierarquiaMemoria.v(187): truncated value with size 9 to match size of target (8)" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489629483767 "|hierarquiaMemoria"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG hierarquiaMemoria.v(181) " "Output port \"LEDG\" at hierarquiaMemoria.v(181) has no driver" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489629483768 "|hierarquiaMemoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaCache memoriaCache:MCache1 " "Elaborating entity \"memoriaCache\" for hierarchy \"memoriaCache:MCache1\"" {  } { { "hierarquiaMemoria.v" "MCache1" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489629483780 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write hierarquiaMemoria.v(68) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(68): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483780 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit hierarquiaMemoria.v(70) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(70): variable \"hit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483780 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address hierarquiaMemoria.v(71) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(71): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483781 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn hierarquiaMemoria.v(73) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(73): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483781 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hit hierarquiaMemoria.v(80) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(80): variable \"hit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483781 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address hierarquiaMemoria.v(82) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(82): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483781 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn hierarquiaMemoria.v(84) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(84): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483782 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write hierarquiaMemoria.v(97) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(97): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483783 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address hierarquiaMemoria.v(100) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(100): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483783 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address hierarquiaMemoria.v(105) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(105): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489629483783 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "MCache hierarquiaMemoria.v(46) " "Verilog HDL error at hierarquiaMemoria.v(46): variable \"MCache\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 46 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1489629483783 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"hit\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirty hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"dirty\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483784 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483785 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l hierarquiaMemoria.v(67) " "Verilog HDL Always Construct warning at hierarquiaMemoria.v(67): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "hierarquiaMemoria.v" "" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489629483785 "|hierarquiaMemoria|memoriaCache:MCache1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memoriaCache:MCache1 " "Can't elaborate user hierarchy \"memoriaCache:MCache1\"" {  } { { "hierarquiaMemoria.v" "MCache1" { Text "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/hierarquiaMemoria.v" 194 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489629483785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/output_files/hierarquiaMemoria.map.smsg " "Generated suppressed messages file C:/Users/vinic/Desktop/LabAOC2/TP1/parte3/hierarquiaMemoria/output_files/hierarquiaMemoria.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489629483818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489629483873 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 15 22:58:03 2017 " "Processing ended: Wed Mar 15 22:58:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489629483873 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489629483873 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489629483873 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489629483873 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489629484443 ""}
