Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 01:37:04 2024
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    94 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           13 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1203 |          583 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                     Enable Signal                                                    |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clockSeparator/ip_clock/inst/clk_out2 |                                                                                                                      | cpu/state/state[1]_i_1_n_0                               |                1 |              1 |
|  clock_IBUF_BUFG                       |                                                                                                                      | reset_IBUF                                               |                1 |              1 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_tx_inst/data_reg_0                                                                             |                                                          |                2 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2 |                                                                                                                      |                                                          |                2 |              3 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_tx_inst/txd_reg2_out                                                                           | reset_IBUF                                               |                2 |              5 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_rx_inst/m_axis_tdata_reg                                                                       | reset_IBUF                                               |                2 |              8 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_rx_inst/data_reg                                                                               | device/uart/uart/uart_rx_inst/data_reg[7]_i_1_n_0        |                2 |              8 |
|  clock_IBUF_BUFG                       |                                                                                                                      |                                                          |                5 |              9 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_2_n_0                                                                | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_1__0_n_0 |                5 |             19 |
|  clock_IBUF_BUFG                       | device/uart/uart/uart_tx_inst/prescale_reg[0]_i_1_n_0                                                                | reset_IBUF                                               |                5 |             19 |
|  clockSeparator/ip_clock/inst/clk_out2 |                                                                                                                      | reset_IBUF                                               |               11 |             29 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_23_reg[31][0]                                                                          | reset_IBUF                                               |               21 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_29_reg[31][0]                                                                          | reset_IBUF                                               |               10 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_15_reg[31][0]                                                                          | reset_IBUF                                               |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_28_reg[31][0]                                                                          | reset_IBUF                                               |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_27_reg[31][0]                                                                          | reset_IBUF                                               |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/state/data_addr_reg[31]                                                                                          | cpu/uartLoader/data_addr[0]_i_1_n_0                      |                8 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/state/E[0]                                                                                                       | reset_IBUF                                               |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/state/seg7_reg[0]_0[0]                                                                                           | reset_IBUF                                               |               22 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/E[0]                                                                                        | reset_IBUF                                               |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_2_reg[31][0]                                                                           | reset_IBUF                                               |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_8_reg[31][0]                                                                           | reset_IBUF                                               |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_21_reg[31][0]                                                                          | reset_IBUF                                               |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_11_reg[31][0]                                                                          | reset_IBUF                                               |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_17_reg[31][0]                                                                          | reset_IBUF                                               |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_26_reg[31][0]                                                                          | reset_IBUF                                               |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_20_reg[31][0]                                                                          | reset_IBUF                                               |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_4_reg[31][0]                                                                           | reset_IBUF                                               |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_22_reg[31][0]                                                                          | reset_IBUF                                               |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_3_reg[31][0]                                                                           | reset_IBUF                                               |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_9_reg[31][0]                                                                           | reset_IBUF                                               |               20 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_5_reg[31][0]                                                                           | reset_IBUF                                               |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_25_reg[31][0]                                                                          | reset_IBUF                                               |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_24_reg[31][0]                                                                          | reset_IBUF                                               |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_7_reg[31][0]                                                                           | reset_IBUF                                               |               22 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_19_reg[31][0]                                                                          | reset_IBUF                                               |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_6_reg[31][0]                                                                           | reset_IBUF                                               |               21 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_10_reg[31][0]                                                                          | reset_IBUF                                               |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_12_reg[31][0]                                                                          | reset_IBUF                                               |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_14_reg[31][0]                                                                          | reset_IBUF                                               |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_30_reg[31][0]                                                                          | reset_IBUF                                               |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_18_reg[31][0]                                                                          | reset_IBUF                                               |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_13_reg[31][0]                                                                          | reset_IBUF                                               |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_16_reg[31][0]                                                                          | reset_IBUF                                               |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/regs_1_reg[31]_1[0]                                                                         | reset_IBUF                                               |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/state/led_reg[0][0]                                                                                              | reset_IBUF                                               |               46 |             56 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0    |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3200_3327_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3328_3455_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3456_3583_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2304_2431_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2432_2559_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2688_2815_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0       |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0     |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2176_2303_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0 |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                                          |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2 | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0   |                                                          |               32 |            128 |
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 5      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 16+    |                    86 |
+--------+-----------------------+


