.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* E */
.set E__0__MASK, 0x04
.set E__0__PC, CYREG_PRT12_PC2
.set E__0__PORT, 12
.set E__0__SHIFT, 2
.set E__AG, CYREG_PRT12_AG
.set E__BIE, CYREG_PRT12_BIE
.set E__BIT_MASK, CYREG_PRT12_BIT_MASK
.set E__BYP, CYREG_PRT12_BYP
.set E__DM0, CYREG_PRT12_DM0
.set E__DM1, CYREG_PRT12_DM1
.set E__DM2, CYREG_PRT12_DM2
.set E__DR, CYREG_PRT12_DR
.set E__INP_DIS, CYREG_PRT12_INP_DIS
.set E__MASK, 0x04
.set E__PORT, 12
.set E__PRT, CYREG_PRT12_PRT
.set E__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set E__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set E__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set E__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set E__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set E__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set E__PS, CYREG_PRT12_PS
.set E__SHIFT, 2
.set E__SIO_CFG, CYREG_PRT12_SIO_CFG
.set E__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set E__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set E__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set E__SLW, CYREG_PRT12_SLW

/* D4 */
.set D4__0__MASK, 0x01
.set D4__0__PC, CYREG_PRT4_PC0
.set D4__0__PORT, 4
.set D4__0__SHIFT, 0
.set D4__AG, CYREG_PRT4_AG
.set D4__AMUX, CYREG_PRT4_AMUX
.set D4__BIE, CYREG_PRT4_BIE
.set D4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set D4__BYP, CYREG_PRT4_BYP
.set D4__CTL, CYREG_PRT4_CTL
.set D4__DM0, CYREG_PRT4_DM0
.set D4__DM1, CYREG_PRT4_DM1
.set D4__DM2, CYREG_PRT4_DM2
.set D4__DR, CYREG_PRT4_DR
.set D4__INP_DIS, CYREG_PRT4_INP_DIS
.set D4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set D4__LCD_EN, CYREG_PRT4_LCD_EN
.set D4__MASK, 0x01
.set D4__PORT, 4
.set D4__PRT, CYREG_PRT4_PRT
.set D4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set D4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set D4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set D4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set D4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set D4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set D4__PS, CYREG_PRT4_PS
.set D4__SHIFT, 0
.set D4__SLW, CYREG_PRT4_SLW

/* D5 */
.set D5__0__MASK, 0x02
.set D5__0__PC, CYREG_PRT4_PC1
.set D5__0__PORT, 4
.set D5__0__SHIFT, 1
.set D5__AG, CYREG_PRT4_AG
.set D5__AMUX, CYREG_PRT4_AMUX
.set D5__BIE, CYREG_PRT4_BIE
.set D5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set D5__BYP, CYREG_PRT4_BYP
.set D5__CTL, CYREG_PRT4_CTL
.set D5__DM0, CYREG_PRT4_DM0
.set D5__DM1, CYREG_PRT4_DM1
.set D5__DM2, CYREG_PRT4_DM2
.set D5__DR, CYREG_PRT4_DR
.set D5__INP_DIS, CYREG_PRT4_INP_DIS
.set D5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set D5__LCD_EN, CYREG_PRT4_LCD_EN
.set D5__MASK, 0x02
.set D5__PORT, 4
.set D5__PRT, CYREG_PRT4_PRT
.set D5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set D5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set D5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set D5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set D5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set D5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set D5__PS, CYREG_PRT4_PS
.set D5__SHIFT, 1
.set D5__SLW, CYREG_PRT4_SLW

/* D6 */
.set D6__0__MASK, 0x40
.set D6__0__PC, CYREG_PRT0_PC6
.set D6__0__PORT, 0
.set D6__0__SHIFT, 6
.set D6__AG, CYREG_PRT0_AG
.set D6__AMUX, CYREG_PRT0_AMUX
.set D6__BIE, CYREG_PRT0_BIE
.set D6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D6__BYP, CYREG_PRT0_BYP
.set D6__CTL, CYREG_PRT0_CTL
.set D6__DM0, CYREG_PRT0_DM0
.set D6__DM1, CYREG_PRT0_DM1
.set D6__DM2, CYREG_PRT0_DM2
.set D6__DR, CYREG_PRT0_DR
.set D6__INP_DIS, CYREG_PRT0_INP_DIS
.set D6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D6__LCD_EN, CYREG_PRT0_LCD_EN
.set D6__MASK, 0x40
.set D6__PORT, 0
.set D6__PRT, CYREG_PRT0_PRT
.set D6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D6__PS, CYREG_PRT0_PS
.set D6__SHIFT, 6
.set D6__SLW, CYREG_PRT0_SLW

/* D7 */
.set D7__0__MASK, 0x80
.set D7__0__PC, CYREG_PRT0_PC7
.set D7__0__PORT, 0
.set D7__0__SHIFT, 7
.set D7__AG, CYREG_PRT0_AG
.set D7__AMUX, CYREG_PRT0_AMUX
.set D7__BIE, CYREG_PRT0_BIE
.set D7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set D7__BYP, CYREG_PRT0_BYP
.set D7__CTL, CYREG_PRT0_CTL
.set D7__DM0, CYREG_PRT0_DM0
.set D7__DM1, CYREG_PRT0_DM1
.set D7__DM2, CYREG_PRT0_DM2
.set D7__DR, CYREG_PRT0_DR
.set D7__INP_DIS, CYREG_PRT0_INP_DIS
.set D7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set D7__LCD_EN, CYREG_PRT0_LCD_EN
.set D7__MASK, 0x80
.set D7__PORT, 0
.set D7__PRT, CYREG_PRT0_PRT
.set D7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set D7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set D7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set D7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set D7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set D7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set D7__PS, CYREG_PRT0_PS
.set D7__SHIFT, 7
.set D7__SLW, CYREG_PRT0_SLW

/* RS */
.set RS__0__MASK, 0x08
.set RS__0__PC, CYREG_IO_PC_PRT15_PC3
.set RS__0__PORT, 15
.set RS__0__SHIFT, 3
.set RS__AG, CYREG_PRT15_AG
.set RS__AMUX, CYREG_PRT15_AMUX
.set RS__BIE, CYREG_PRT15_BIE
.set RS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set RS__BYP, CYREG_PRT15_BYP
.set RS__CTL, CYREG_PRT15_CTL
.set RS__DM0, CYREG_PRT15_DM0
.set RS__DM1, CYREG_PRT15_DM1
.set RS__DM2, CYREG_PRT15_DM2
.set RS__DR, CYREG_PRT15_DR
.set RS__INP_DIS, CYREG_PRT15_INP_DIS
.set RS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set RS__LCD_EN, CYREG_PRT15_LCD_EN
.set RS__MASK, 0x08
.set RS__PORT, 15
.set RS__PRT, CYREG_PRT15_PRT
.set RS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set RS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set RS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set RS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set RS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set RS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set RS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set RS__PS, CYREG_PRT15_PS
.set RS__SHIFT, 3
.set RS__SLW, CYREG_PRT15_SLW

/* V0 */
.set V0__0__MASK, 0x08
.set V0__0__PC, CYREG_PRT12_PC3
.set V0__0__PORT, 12
.set V0__0__SHIFT, 3
.set V0__AG, CYREG_PRT12_AG
.set V0__BIE, CYREG_PRT12_BIE
.set V0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set V0__BYP, CYREG_PRT12_BYP
.set V0__DM0, CYREG_PRT12_DM0
.set V0__DM1, CYREG_PRT12_DM1
.set V0__DM2, CYREG_PRT12_DM2
.set V0__DR, CYREG_PRT12_DR
.set V0__INP_DIS, CYREG_PRT12_INP_DIS
.set V0__MASK, 0x08
.set V0__PORT, 12
.set V0__PRT, CYREG_PRT12_PRT
.set V0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set V0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set V0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set V0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set V0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set V0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set V0__PS, CYREG_PRT12_PS
.set V0__SHIFT, 3
.set V0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set V0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set V0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set V0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set V0__SLW, CYREG_PRT12_SLW

/* I2C_bI2C_UDB */
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB11_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB11_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB11_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB11_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB11_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB11_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set I2C_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2C_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set I2C_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_bI2C_UDB_StsReg__2__POS, 2
.set I2C_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_bI2C_UDB_StsReg__3__POS, 3
.set I2C_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_bI2C_UDB_StsReg__4__POS, 4
.set I2C_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_bI2C_UDB_StsReg__5__POS, 5
.set I2C_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x10
.set I2C_I2C_IRQ__INTC_NUMBER, 4
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_IntClock */
.set I2C_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set I2C_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set I2C_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set I2C_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_IntClock__INDEX, 0x02
.set I2C_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_IntClock__PM_ACT_MSK, 0x04
.set I2C_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_IntClock__PM_STBY_MSK, 0x04

/* I2C_SCL */
.set I2C_SCL__0__MASK, 0x80
.set I2C_SCL__0__PC, CYREG_PRT1_PC7
.set I2C_SCL__0__PORT, 1
.set I2C_SCL__0__SHIFT, 7
.set I2C_SCL__AG, CYREG_PRT1_AG
.set I2C_SCL__AMUX, CYREG_PRT1_AMUX
.set I2C_SCL__BIE, CYREG_PRT1_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT1_BYP
.set I2C_SCL__CTL, CYREG_PRT1_CTL
.set I2C_SCL__DM0, CYREG_PRT1_DM0
.set I2C_SCL__DM1, CYREG_PRT1_DM1
.set I2C_SCL__DM2, CYREG_PRT1_DM2
.set I2C_SCL__DR, CYREG_PRT1_DR
.set I2C_SCL__INP_DIS, CYREG_PRT1_INP_DIS
.set I2C_SCL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I2C_SCL__LCD_EN, CYREG_PRT1_LCD_EN
.set I2C_SCL__MASK, 0x80
.set I2C_SCL__PORT, 1
.set I2C_SCL__PRT, CYREG_PRT1_PRT
.set I2C_SCL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT1_PS
.set I2C_SCL__SHIFT, 7
.set I2C_SCL__SLW, CYREG_PRT1_SLW

/* I2C_SDA */
.set I2C_SDA__0__MASK, 0x40
.set I2C_SDA__0__PC, CYREG_PRT1_PC6
.set I2C_SDA__0__PORT, 1
.set I2C_SDA__0__SHIFT, 6
.set I2C_SDA__AG, CYREG_PRT1_AG
.set I2C_SDA__AMUX, CYREG_PRT1_AMUX
.set I2C_SDA__BIE, CYREG_PRT1_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT1_BYP
.set I2C_SDA__CTL, CYREG_PRT1_CTL
.set I2C_SDA__DM0, CYREG_PRT1_DM0
.set I2C_SDA__DM1, CYREG_PRT1_DM1
.set I2C_SDA__DM2, CYREG_PRT1_DM2
.set I2C_SDA__DR, CYREG_PRT1_DR
.set I2C_SDA__INP_DIS, CYREG_PRT1_INP_DIS
.set I2C_SDA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I2C_SDA__LCD_EN, CYREG_PRT1_LCD_EN
.set I2C_SDA__MASK, 0x40
.set I2C_SDA__PORT, 1
.set I2C_SDA__PRT, CYREG_PRT1_PRT
.set I2C_SDA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT1_PS
.set I2C_SDA__SHIFT, 6
.set I2C_SDA__SLW, CYREG_PRT1_SLW

/* LCD_Cntl_Port */
.set LCD_Cntl_Port_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Cntl_Port_Sync_ctrl_reg__0__POS, 0
.set LCD_Cntl_Port_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Cntl_Port_Sync_ctrl_reg__1__POS, 1
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set LCD_Cntl_Port_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Cntl_Port_Sync_ctrl_reg__2__POS, 2
.set LCD_Cntl_Port_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Cntl_Port_Sync_ctrl_reg__3__POS, 3
.set LCD_Cntl_Port_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Cntl_Port_Sync_ctrl_reg__4__POS, 4
.set LCD_Cntl_Port_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Cntl_Port_Sync_ctrl_reg__5__POS, 5
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* RED */
.set RED__0__MASK, 0x80
.set RED__0__PC, CYREG_PRT12_PC7
.set RED__0__PORT, 12
.set RED__0__SHIFT, 7
.set RED__AG, CYREG_PRT12_AG
.set RED__BIE, CYREG_PRT12_BIE
.set RED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RED__BYP, CYREG_PRT12_BYP
.set RED__DM0, CYREG_PRT12_DM0
.set RED__DM1, CYREG_PRT12_DM1
.set RED__DM2, CYREG_PRT12_DM2
.set RED__DR, CYREG_PRT12_DR
.set RED__INP_DIS, CYREG_PRT12_INP_DIS
.set RED__MASK, 0x80
.set RED__PORT, 12
.set RED__PRT, CYREG_PRT12_PRT
.set RED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RED__PS, CYREG_PRT12_PS
.set RED__SHIFT, 7
.set RED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RED__SLW, CYREG_PRT12_SLW

/* USB_arb_int */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_bus_reset */
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_Dm */
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW

/* USB_Dp */
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USB_dp_int */
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_0 */
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_1 */
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x20
.set USB_ep_1__INTC_NUMBER, 5
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_2 */
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x40
.set USB_ep_2__INTC_NUMBER, 6
.set USB_ep_2__INTC_PRIOR_NUM, 7
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_3 */
.set USB_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_3__INTC_MASK, 0x80
.set USB_ep_3__INTC_NUMBER, 7
.set USB_ep_3__INTC_PRIOR_NUM, 7
.set USB_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USB_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_sof_int */
.set USB_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_sof_int__INTC_MASK, 0x200000
.set USB_sof_int__INTC_NUMBER, 21
.set USB_sof_int__INTC_PRIOR_NUM, 7
.set USB_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USB_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_USB */
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* BLUE */
.set BLUE__0__MASK, 0x20
.set BLUE__0__PC, CYREG_PRT5_PC5
.set BLUE__0__PORT, 5
.set BLUE__0__SHIFT, 5
.set BLUE__AG, CYREG_PRT5_AG
.set BLUE__AMUX, CYREG_PRT5_AMUX
.set BLUE__BIE, CYREG_PRT5_BIE
.set BLUE__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BLUE__BYP, CYREG_PRT5_BYP
.set BLUE__CTL, CYREG_PRT5_CTL
.set BLUE__DM0, CYREG_PRT5_DM0
.set BLUE__DM1, CYREG_PRT5_DM1
.set BLUE__DM2, CYREG_PRT5_DM2
.set BLUE__DR, CYREG_PRT5_DR
.set BLUE__INP_DIS, CYREG_PRT5_INP_DIS
.set BLUE__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BLUE__LCD_EN, CYREG_PRT5_LCD_EN
.set BLUE__MASK, 0x20
.set BLUE__PORT, 5
.set BLUE__PRT, CYREG_PRT5_PRT
.set BLUE__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BLUE__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BLUE__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BLUE__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BLUE__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BLUE__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BLUE__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BLUE__PS, CYREG_PRT5_PS
.set BLUE__SHIFT, 5
.set BLUE__SLW, CYREG_PRT5_SLW

/* MLEN */
.set MLEN__0__MASK, 0x20
.set MLEN__0__PC, CYREG_PRT12_PC5
.set MLEN__0__PORT, 12
.set MLEN__0__SHIFT, 5
.set MLEN__AG, CYREG_PRT12_AG
.set MLEN__BIE, CYREG_PRT12_BIE
.set MLEN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MLEN__BYP, CYREG_PRT12_BYP
.set MLEN__DM0, CYREG_PRT12_DM0
.set MLEN__DM1, CYREG_PRT12_DM1
.set MLEN__DM2, CYREG_PRT12_DM2
.set MLEN__DR, CYREG_PRT12_DR
.set MLEN__INP_DIS, CYREG_PRT12_INP_DIS
.set MLEN__MASK, 0x20
.set MLEN__PORT, 12
.set MLEN__PRT, CYREG_PRT12_PRT
.set MLEN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MLEN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MLEN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MLEN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MLEN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MLEN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MLEN__PS, CYREG_PRT12_PS
.set MLEN__SHIFT, 5
.set MLEN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MLEN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MLEN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MLEN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MLEN__SLW, CYREG_PRT12_SLW

/* MREN */
.set MREN__0__MASK, 0x02
.set MREN__0__PC, CYREG_PRT5_PC1
.set MREN__0__PORT, 5
.set MREN__0__SHIFT, 1
.set MREN__AG, CYREG_PRT5_AG
.set MREN__AMUX, CYREG_PRT5_AMUX
.set MREN__BIE, CYREG_PRT5_BIE
.set MREN__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MREN__BYP, CYREG_PRT5_BYP
.set MREN__CTL, CYREG_PRT5_CTL
.set MREN__DM0, CYREG_PRT5_DM0
.set MREN__DM1, CYREG_PRT5_DM1
.set MREN__DM2, CYREG_PRT5_DM2
.set MREN__DR, CYREG_PRT5_DR
.set MREN__INP_DIS, CYREG_PRT5_INP_DIS
.set MREN__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MREN__LCD_EN, CYREG_PRT5_LCD_EN
.set MREN__MASK, 0x02
.set MREN__PORT, 5
.set MREN__PRT, CYREG_PRT5_PRT
.set MREN__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MREN__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MREN__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MREN__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MREN__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MREN__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MREN__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MREN__PS, CYREG_PRT5_PS
.set MREN__SHIFT, 1
.set MREN__SLW, CYREG_PRT5_SLW

/* but0 */
.set but0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set but0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set but0__INTC_MASK, 0x100
.set but0__INTC_NUMBER, 8
.set but0__INTC_PRIOR_NUM, 7
.set but0__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set but0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set but0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* but1 */
.set but1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set but1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set but1__INTC_MASK, 0x200
.set but1__INTC_NUMBER, 9
.set but1__INTC_PRIOR_NUM, 7
.set but1__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set but1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set but1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MLIN1 */
.set MLIN1__0__MASK, 0x20
.set MLIN1__0__PC, CYREG_PRT6_PC5
.set MLIN1__0__PORT, 6
.set MLIN1__0__SHIFT, 5
.set MLIN1__AG, CYREG_PRT6_AG
.set MLIN1__AMUX, CYREG_PRT6_AMUX
.set MLIN1__BIE, CYREG_PRT6_BIE
.set MLIN1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MLIN1__BYP, CYREG_PRT6_BYP
.set MLIN1__CTL, CYREG_PRT6_CTL
.set MLIN1__DM0, CYREG_PRT6_DM0
.set MLIN1__DM1, CYREG_PRT6_DM1
.set MLIN1__DM2, CYREG_PRT6_DM2
.set MLIN1__DR, CYREG_PRT6_DR
.set MLIN1__INP_DIS, CYREG_PRT6_INP_DIS
.set MLIN1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MLIN1__LCD_EN, CYREG_PRT6_LCD_EN
.set MLIN1__MASK, 0x20
.set MLIN1__PORT, 6
.set MLIN1__PRT, CYREG_PRT6_PRT
.set MLIN1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MLIN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MLIN1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MLIN1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MLIN1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MLIN1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MLIN1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MLIN1__PS, CYREG_PRT6_PS
.set MLIN1__SHIFT, 5
.set MLIN1__SLW, CYREG_PRT6_SLW

/* MLIN2 */
.set MLIN2__0__MASK, 0x40
.set MLIN2__0__PC, CYREG_PRT6_PC6
.set MLIN2__0__PORT, 6
.set MLIN2__0__SHIFT, 6
.set MLIN2__AG, CYREG_PRT6_AG
.set MLIN2__AMUX, CYREG_PRT6_AMUX
.set MLIN2__BIE, CYREG_PRT6_BIE
.set MLIN2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MLIN2__BYP, CYREG_PRT6_BYP
.set MLIN2__CTL, CYREG_PRT6_CTL
.set MLIN2__DM0, CYREG_PRT6_DM0
.set MLIN2__DM1, CYREG_PRT6_DM1
.set MLIN2__DM2, CYREG_PRT6_DM2
.set MLIN2__DR, CYREG_PRT6_DR
.set MLIN2__INP_DIS, CYREG_PRT6_INP_DIS
.set MLIN2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MLIN2__LCD_EN, CYREG_PRT6_LCD_EN
.set MLIN2__MASK, 0x40
.set MLIN2__PORT, 6
.set MLIN2__PRT, CYREG_PRT6_PRT
.set MLIN2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MLIN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MLIN2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MLIN2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MLIN2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MLIN2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MLIN2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MLIN2__PS, CYREG_PRT6_PS
.set MLIN2__SHIFT, 6
.set MLIN2__SLW, CYREG_PRT6_SLW

/* MRIN1 */
.set MRIN1__0__MASK, 0x80
.set MRIN1__0__PC, CYREG_PRT6_PC7
.set MRIN1__0__PORT, 6
.set MRIN1__0__SHIFT, 7
.set MRIN1__AG, CYREG_PRT6_AG
.set MRIN1__AMUX, CYREG_PRT6_AMUX
.set MRIN1__BIE, CYREG_PRT6_BIE
.set MRIN1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MRIN1__BYP, CYREG_PRT6_BYP
.set MRIN1__CTL, CYREG_PRT6_CTL
.set MRIN1__DM0, CYREG_PRT6_DM0
.set MRIN1__DM1, CYREG_PRT6_DM1
.set MRIN1__DM2, CYREG_PRT6_DM2
.set MRIN1__DR, CYREG_PRT6_DR
.set MRIN1__INP_DIS, CYREG_PRT6_INP_DIS
.set MRIN1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MRIN1__LCD_EN, CYREG_PRT6_LCD_EN
.set MRIN1__MASK, 0x80
.set MRIN1__PORT, 6
.set MRIN1__PRT, CYREG_PRT6_PRT
.set MRIN1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MRIN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MRIN1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MRIN1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MRIN1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MRIN1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MRIN1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MRIN1__PS, CYREG_PRT6_PS
.set MRIN1__SHIFT, 7
.set MRIN1__SLW, CYREG_PRT6_SLW

/* MRIN2 */
.set MRIN2__0__MASK, 0x01
.set MRIN2__0__PC, CYREG_PRT5_PC0
.set MRIN2__0__PORT, 5
.set MRIN2__0__SHIFT, 0
.set MRIN2__AG, CYREG_PRT5_AG
.set MRIN2__AMUX, CYREG_PRT5_AMUX
.set MRIN2__BIE, CYREG_PRT5_BIE
.set MRIN2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MRIN2__BYP, CYREG_PRT5_BYP
.set MRIN2__CTL, CYREG_PRT5_CTL
.set MRIN2__DM0, CYREG_PRT5_DM0
.set MRIN2__DM1, CYREG_PRT5_DM1
.set MRIN2__DM2, CYREG_PRT5_DM2
.set MRIN2__DR, CYREG_PRT5_DR
.set MRIN2__INP_DIS, CYREG_PRT5_INP_DIS
.set MRIN2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MRIN2__LCD_EN, CYREG_PRT5_LCD_EN
.set MRIN2__MASK, 0x01
.set MRIN2__PORT, 5
.set MRIN2__PRT, CYREG_PRT5_PRT
.set MRIN2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MRIN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MRIN2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MRIN2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MRIN2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MRIN2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MRIN2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MRIN2__PS, CYREG_PRT5_PS
.set MRIN2__SHIFT, 0
.set MRIN2__SLW, CYREG_PRT5_SLW

/* WHITE */
.set WHITE__0__MASK, 0x10
.set WHITE__0__PC, CYREG_PRT5_PC4
.set WHITE__0__PORT, 5
.set WHITE__0__SHIFT, 4
.set WHITE__AG, CYREG_PRT5_AG
.set WHITE__AMUX, CYREG_PRT5_AMUX
.set WHITE__BIE, CYREG_PRT5_BIE
.set WHITE__BIT_MASK, CYREG_PRT5_BIT_MASK
.set WHITE__BYP, CYREG_PRT5_BYP
.set WHITE__CTL, CYREG_PRT5_CTL
.set WHITE__DM0, CYREG_PRT5_DM0
.set WHITE__DM1, CYREG_PRT5_DM1
.set WHITE__DM2, CYREG_PRT5_DM2
.set WHITE__DR, CYREG_PRT5_DR
.set WHITE__INP_DIS, CYREG_PRT5_INP_DIS
.set WHITE__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set WHITE__LCD_EN, CYREG_PRT5_LCD_EN
.set WHITE__MASK, 0x10
.set WHITE__PORT, 5
.set WHITE__PRT, CYREG_PRT5_PRT
.set WHITE__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set WHITE__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set WHITE__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set WHITE__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set WHITE__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set WHITE__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set WHITE__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set WHITE__PS, CYREG_PRT5_PS
.set WHITE__SHIFT, 4
.set WHITE__SLW, CYREG_PRT5_SLW

/* Button_Button */
.set Button_Button__0__AG, CYREG_PRT5_AG
.set Button_Button__0__AMUX, CYREG_PRT5_AMUX
.set Button_Button__0__BIE, CYREG_PRT5_BIE
.set Button_Button__0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Button_Button__0__BYP, CYREG_PRT5_BYP
.set Button_Button__0__CTL, CYREG_PRT5_CTL
.set Button_Button__0__DM0, CYREG_PRT5_DM0
.set Button_Button__0__DM1, CYREG_PRT5_DM1
.set Button_Button__0__DM2, CYREG_PRT5_DM2
.set Button_Button__0__DR, CYREG_PRT5_DR
.set Button_Button__0__INP_DIS, CYREG_PRT5_INP_DIS
.set Button_Button__0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Button_Button__0__LCD_EN, CYREG_PRT5_LCD_EN
.set Button_Button__0__MASK, 0x80
.set Button_Button__0__PC, CYREG_PRT5_PC7
.set Button_Button__0__PORT, 5
.set Button_Button__0__PRT, CYREG_PRT5_PRT
.set Button_Button__0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Button_Button__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Button_Button__0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Button_Button__0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Button_Button__0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Button_Button__0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Button_Button__0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Button_Button__0__PS, CYREG_PRT5_PS
.set Button_Button__0__SHIFT, 7
.set Button_Button__0__SLW, CYREG_PRT5_SLW
.set Button_Button__1__AG, CYREG_PRT6_AG
.set Button_Button__1__AMUX, CYREG_PRT6_AMUX
.set Button_Button__1__BIE, CYREG_PRT6_BIE
.set Button_Button__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Button_Button__1__BYP, CYREG_PRT6_BYP
.set Button_Button__1__CTL, CYREG_PRT6_CTL
.set Button_Button__1__DM0, CYREG_PRT6_DM0
.set Button_Button__1__DM1, CYREG_PRT6_DM1
.set Button_Button__1__DM2, CYREG_PRT6_DM2
.set Button_Button__1__DR, CYREG_PRT6_DR
.set Button_Button__1__INP_DIS, CYREG_PRT6_INP_DIS
.set Button_Button__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Button_Button__1__LCD_EN, CYREG_PRT6_LCD_EN
.set Button_Button__1__MASK, 0x10
.set Button_Button__1__PC, CYREG_PRT6_PC4
.set Button_Button__1__PORT, 6
.set Button_Button__1__PRT, CYREG_PRT6_PRT
.set Button_Button__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Button_Button__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Button_Button__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Button_Button__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Button_Button__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Button_Button__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Button_Button__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Button_Button__1__PS, CYREG_PRT6_PS
.set Button_Button__1__SHIFT, 4
.set Button_Button__1__SLW, CYREG_PRT6_SLW

/* Button_PWM_PWMHW */
.set Button_PWM_PWMHW__CAP0, CYREG_TMR0_CAP0
.set Button_PWM_PWMHW__CAP1, CYREG_TMR0_CAP1
.set Button_PWM_PWMHW__CFG0, CYREG_TMR0_CFG0
.set Button_PWM_PWMHW__CFG1, CYREG_TMR0_CFG1
.set Button_PWM_PWMHW__CFG2, CYREG_TMR0_CFG2
.set Button_PWM_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Button_PWM_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Button_PWM_PWMHW__PER0, CYREG_TMR0_PER0
.set Button_PWM_PWMHW__PER1, CYREG_TMR0_PER1
.set Button_PWM_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Button_PWM_PWMHW__PM_ACT_MSK, 0x01
.set Button_PWM_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Button_PWM_PWMHW__PM_STBY_MSK, 0x01
.set Button_PWM_PWMHW__RT0, CYREG_TMR0_RT0
.set Button_PWM_PWMHW__RT1, CYREG_TMR0_RT1
.set Button_PWM_PWMHW__SR0, CYREG_TMR0_SR0

/* Camera_CLK */
.set Camera_CLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Camera_CLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Camera_CLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Camera_CLK__CFG2_SRC_SEL_MASK, 0x07
.set Camera_CLK__INDEX, 0x00
.set Camera_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Camera_CLK__PM_ACT_MSK, 0x01
.set Camera_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Camera_CLK__PM_STBY_MSK, 0x01

/* Camera_D */
.set Camera_D__0__AG, CYREG_PRT4_AG
.set Camera_D__0__AMUX, CYREG_PRT4_AMUX
.set Camera_D__0__BIE, CYREG_PRT4_BIE
.set Camera_D__0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Camera_D__0__BYP, CYREG_PRT4_BYP
.set Camera_D__0__CTL, CYREG_PRT4_CTL
.set Camera_D__0__DM0, CYREG_PRT4_DM0
.set Camera_D__0__DM1, CYREG_PRT4_DM1
.set Camera_D__0__DM2, CYREG_PRT4_DM2
.set Camera_D__0__DR, CYREG_PRT4_DR
.set Camera_D__0__INP_DIS, CYREG_PRT4_INP_DIS
.set Camera_D__0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Camera_D__0__LCD_EN, CYREG_PRT4_LCD_EN
.set Camera_D__0__MASK, 0x80
.set Camera_D__0__PC, CYREG_PRT4_PC7
.set Camera_D__0__PORT, 4
.set Camera_D__0__PRT, CYREG_PRT4_PRT
.set Camera_D__0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Camera_D__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Camera_D__0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Camera_D__0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Camera_D__0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Camera_D__0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Camera_D__0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Camera_D__0__PS, CYREG_PRT4_PS
.set Camera_D__0__SHIFT, 7
.set Camera_D__0__SLW, CYREG_PRT4_SLW
.set Camera_D__1__AG, CYREG_PRT4_AG
.set Camera_D__1__AMUX, CYREG_PRT4_AMUX
.set Camera_D__1__BIE, CYREG_PRT4_BIE
.set Camera_D__1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Camera_D__1__BYP, CYREG_PRT4_BYP
.set Camera_D__1__CTL, CYREG_PRT4_CTL
.set Camera_D__1__DM0, CYREG_PRT4_DM0
.set Camera_D__1__DM1, CYREG_PRT4_DM1
.set Camera_D__1__DM2, CYREG_PRT4_DM2
.set Camera_D__1__DR, CYREG_PRT4_DR
.set Camera_D__1__INP_DIS, CYREG_PRT4_INP_DIS
.set Camera_D__1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Camera_D__1__LCD_EN, CYREG_PRT4_LCD_EN
.set Camera_D__1__MASK, 0x20
.set Camera_D__1__PC, CYREG_PRT4_PC5
.set Camera_D__1__PORT, 4
.set Camera_D__1__PRT, CYREG_PRT4_PRT
.set Camera_D__1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Camera_D__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Camera_D__1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Camera_D__1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Camera_D__1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Camera_D__1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Camera_D__1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Camera_D__1__PS, CYREG_PRT4_PS
.set Camera_D__1__SHIFT, 5
.set Camera_D__1__SLW, CYREG_PRT4_SLW
.set Camera_D__2__AG, CYREG_PRT4_AG
.set Camera_D__2__AMUX, CYREG_PRT4_AMUX
.set Camera_D__2__BIE, CYREG_PRT4_BIE
.set Camera_D__2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Camera_D__2__BYP, CYREG_PRT4_BYP
.set Camera_D__2__CTL, CYREG_PRT4_CTL
.set Camera_D__2__DM0, CYREG_PRT4_DM0
.set Camera_D__2__DM1, CYREG_PRT4_DM1
.set Camera_D__2__DM2, CYREG_PRT4_DM2
.set Camera_D__2__DR, CYREG_PRT4_DR
.set Camera_D__2__INP_DIS, CYREG_PRT4_INP_DIS
.set Camera_D__2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Camera_D__2__LCD_EN, CYREG_PRT4_LCD_EN
.set Camera_D__2__MASK, 0x10
.set Camera_D__2__PC, CYREG_PRT4_PC4
.set Camera_D__2__PORT, 4
.set Camera_D__2__PRT, CYREG_PRT4_PRT
.set Camera_D__2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Camera_D__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Camera_D__2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Camera_D__2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Camera_D__2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Camera_D__2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Camera_D__2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Camera_D__2__PS, CYREG_PRT4_PS
.set Camera_D__2__SHIFT, 4
.set Camera_D__2__SLW, CYREG_PRT4_SLW
.set Camera_D__3__AG, CYREG_PRT4_AG
.set Camera_D__3__AMUX, CYREG_PRT4_AMUX
.set Camera_D__3__BIE, CYREG_PRT4_BIE
.set Camera_D__3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Camera_D__3__BYP, CYREG_PRT4_BYP
.set Camera_D__3__CTL, CYREG_PRT4_CTL
.set Camera_D__3__DM0, CYREG_PRT4_DM0
.set Camera_D__3__DM1, CYREG_PRT4_DM1
.set Camera_D__3__DM2, CYREG_PRT4_DM2
.set Camera_D__3__DR, CYREG_PRT4_DR
.set Camera_D__3__INP_DIS, CYREG_PRT4_INP_DIS
.set Camera_D__3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Camera_D__3__LCD_EN, CYREG_PRT4_LCD_EN
.set Camera_D__3__MASK, 0x40
.set Camera_D__3__PC, CYREG_PRT4_PC6
.set Camera_D__3__PORT, 4
.set Camera_D__3__PRT, CYREG_PRT4_PRT
.set Camera_D__3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Camera_D__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Camera_D__3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Camera_D__3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Camera_D__3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Camera_D__3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Camera_D__3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Camera_D__3__PS, CYREG_PRT4_PS
.set Camera_D__3__SHIFT, 6
.set Camera_D__3__SLW, CYREG_PRT4_SLW
.set Camera_D__4__AG, CYREG_PRT6_AG
.set Camera_D__4__AMUX, CYREG_PRT6_AMUX
.set Camera_D__4__BIE, CYREG_PRT6_BIE
.set Camera_D__4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Camera_D__4__BYP, CYREG_PRT6_BYP
.set Camera_D__4__CTL, CYREG_PRT6_CTL
.set Camera_D__4__DM0, CYREG_PRT6_DM0
.set Camera_D__4__DM1, CYREG_PRT6_DM1
.set Camera_D__4__DM2, CYREG_PRT6_DM2
.set Camera_D__4__DR, CYREG_PRT6_DR
.set Camera_D__4__INP_DIS, CYREG_PRT6_INP_DIS
.set Camera_D__4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Camera_D__4__LCD_EN, CYREG_PRT6_LCD_EN
.set Camera_D__4__MASK, 0x01
.set Camera_D__4__PC, CYREG_PRT6_PC0
.set Camera_D__4__PORT, 6
.set Camera_D__4__PRT, CYREG_PRT6_PRT
.set Camera_D__4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Camera_D__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Camera_D__4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Camera_D__4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Camera_D__4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Camera_D__4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Camera_D__4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Camera_D__4__PS, CYREG_PRT6_PS
.set Camera_D__4__SHIFT, 0
.set Camera_D__4__SLW, CYREG_PRT6_SLW
.set Camera_D__5__AG, CYREG_PRT6_AG
.set Camera_D__5__AMUX, CYREG_PRT6_AMUX
.set Camera_D__5__BIE, CYREG_PRT6_BIE
.set Camera_D__5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Camera_D__5__BYP, CYREG_PRT6_BYP
.set Camera_D__5__CTL, CYREG_PRT6_CTL
.set Camera_D__5__DM0, CYREG_PRT6_DM0
.set Camera_D__5__DM1, CYREG_PRT6_DM1
.set Camera_D__5__DM2, CYREG_PRT6_DM2
.set Camera_D__5__DR, CYREG_PRT6_DR
.set Camera_D__5__INP_DIS, CYREG_PRT6_INP_DIS
.set Camera_D__5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Camera_D__5__LCD_EN, CYREG_PRT6_LCD_EN
.set Camera_D__5__MASK, 0x04
.set Camera_D__5__PC, CYREG_PRT6_PC2
.set Camera_D__5__PORT, 6
.set Camera_D__5__PRT, CYREG_PRT6_PRT
.set Camera_D__5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Camera_D__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Camera_D__5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Camera_D__5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Camera_D__5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Camera_D__5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Camera_D__5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Camera_D__5__PS, CYREG_PRT6_PS
.set Camera_D__5__SHIFT, 2
.set Camera_D__5__SLW, CYREG_PRT6_SLW
.set Camera_D__6__AG, CYREG_PRT6_AG
.set Camera_D__6__AMUX, CYREG_PRT6_AMUX
.set Camera_D__6__BIE, CYREG_PRT6_BIE
.set Camera_D__6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Camera_D__6__BYP, CYREG_PRT6_BYP
.set Camera_D__6__CTL, CYREG_PRT6_CTL
.set Camera_D__6__DM0, CYREG_PRT6_DM0
.set Camera_D__6__DM1, CYREG_PRT6_DM1
.set Camera_D__6__DM2, CYREG_PRT6_DM2
.set Camera_D__6__DR, CYREG_PRT6_DR
.set Camera_D__6__INP_DIS, CYREG_PRT6_INP_DIS
.set Camera_D__6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Camera_D__6__LCD_EN, CYREG_PRT6_LCD_EN
.set Camera_D__6__MASK, 0x08
.set Camera_D__6__PC, CYREG_PRT6_PC3
.set Camera_D__6__PORT, 6
.set Camera_D__6__PRT, CYREG_PRT6_PRT
.set Camera_D__6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Camera_D__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Camera_D__6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Camera_D__6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Camera_D__6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Camera_D__6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Camera_D__6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Camera_D__6__PS, CYREG_PRT6_PS
.set Camera_D__6__SHIFT, 3
.set Camera_D__6__SLW, CYREG_PRT6_SLW
.set Camera_D__7__AG, CYREG_PRT15_AG
.set Camera_D__7__AMUX, CYREG_PRT15_AMUX
.set Camera_D__7__BIE, CYREG_PRT15_BIE
.set Camera_D__7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Camera_D__7__BYP, CYREG_PRT15_BYP
.set Camera_D__7__CTL, CYREG_PRT15_CTL
.set Camera_D__7__DM0, CYREG_PRT15_DM0
.set Camera_D__7__DM1, CYREG_PRT15_DM1
.set Camera_D__7__DM2, CYREG_PRT15_DM2
.set Camera_D__7__DR, CYREG_PRT15_DR
.set Camera_D__7__INP_DIS, CYREG_PRT15_INP_DIS
.set Camera_D__7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Camera_D__7__LCD_EN, CYREG_PRT15_LCD_EN
.set Camera_D__7__MASK, 0x20
.set Camera_D__7__PC, CYREG_IO_PC_PRT15_PC5
.set Camera_D__7__PORT, 15
.set Camera_D__7__PRT, CYREG_PRT15_PRT
.set Camera_D__7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Camera_D__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Camera_D__7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Camera_D__7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Camera_D__7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Camera_D__7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Camera_D__7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Camera_D__7__PS, CYREG_PRT15_PS
.set Camera_D__7__SHIFT, 5
.set Camera_D__7__SLW, CYREG_PRT15_SLW

/* Camera_DMA */
.set Camera_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Camera_DMA__DRQ_NUMBER, 0
.set Camera_DMA__NUMBEROF_TDS, 0
.set Camera_DMA__PRIORITY, 2
.set Camera_DMA__TERMIN_EN, 0
.set Camera_DMA__TERMIN_SEL, 0
.set Camera_DMA__TERMOUT0_EN, 0
.set Camera_DMA__TERMOUT0_SEL, 0
.set Camera_DMA__TERMOUT1_EN, 0
.set Camera_DMA__TERMOUT1_SEL, 0

/* Camera_FIFO */
.set Camera_FIFO_dp__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Camera_FIFO_dp__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Camera_FIFO_dp__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Camera_FIFO_dp__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Camera_FIFO_dp__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Camera_FIFO_dp__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Camera_FIFO_dp__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Camera_FIFO_dp__A0_REG, CYREG_B0_UDB14_A0
.set Camera_FIFO_dp__A1_REG, CYREG_B0_UDB14_A1
.set Camera_FIFO_dp__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Camera_FIFO_dp__D0_REG, CYREG_B0_UDB14_D0
.set Camera_FIFO_dp__D1_REG, CYREG_B0_UDB14_D1
.set Camera_FIFO_dp__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Camera_FIFO_dp__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Camera_FIFO_dp__F0_REG, CYREG_B0_UDB14_F0
.set Camera_FIFO_dp__F1_REG, CYREG_B0_UDB14_F1
.set Camera_FIFO_dp__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Camera_FIFO_dp__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Camera_FIFO_dp_PI__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Camera_FIFO_dp_PI__MASK_REG, CYREG_B0_UDB14_MSK
.set Camera_FIFO_dp_PI__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Camera_FIFO_dp_PI__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Camera_FIFO_dp_PI__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set Camera_FIFO_dp_PI__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set Camera_FIFO_dp_PI__STATUS_REG, CYREG_B0_UDB14_ST

/* Camera_HREF */
.set Camera_HREF__0__MASK, 0x01
.set Camera_HREF__0__PC, CYREG_PRT2_PC0
.set Camera_HREF__0__PORT, 2
.set Camera_HREF__0__SHIFT, 0
.set Camera_HREF__AG, CYREG_PRT2_AG
.set Camera_HREF__AMUX, CYREG_PRT2_AMUX
.set Camera_HREF__BIE, CYREG_PRT2_BIE
.set Camera_HREF__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Camera_HREF__BYP, CYREG_PRT2_BYP
.set Camera_HREF__CTL, CYREG_PRT2_CTL
.set Camera_HREF__DM0, CYREG_PRT2_DM0
.set Camera_HREF__DM1, CYREG_PRT2_DM1
.set Camera_HREF__DM2, CYREG_PRT2_DM2
.set Camera_HREF__DR, CYREG_PRT2_DR
.set Camera_HREF__INP_DIS, CYREG_PRT2_INP_DIS
.set Camera_HREF__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Camera_HREF__LCD_EN, CYREG_PRT2_LCD_EN
.set Camera_HREF__MASK, 0x01
.set Camera_HREF__PORT, 2
.set Camera_HREF__PRT, CYREG_PRT2_PRT
.set Camera_HREF__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Camera_HREF__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Camera_HREF__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Camera_HREF__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Camera_HREF__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Camera_HREF__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Camera_HREF__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Camera_HREF__PS, CYREG_PRT2_PS
.set Camera_HREF__SHIFT, 0
.set Camera_HREF__SLW, CYREG_PRT2_SLW

/* Camera_I2C_I2C_FF */
.set Camera_I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set Camera_I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set Camera_I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set Camera_I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set Camera_I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set Camera_I2C_I2C_FF__D, CYREG_I2C_D
.set Camera_I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set Camera_I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set Camera_I2C_I2C_FF__PM_ACT_MSK, 0x04
.set Camera_I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set Camera_I2C_I2C_FF__PM_STBY_MSK, 0x04
.set Camera_I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set Camera_I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set Camera_I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set Camera_I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set Camera_I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
.set Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Camera_I2C_I2C_IRQ__INTC_MASK, 0x8000
.set Camera_I2C_I2C_IRQ__INTC_NUMBER, 15
.set Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set Camera_I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set Camera_I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Camera_I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Camera_PCLK */
.set Camera_PCLK__0__MASK, 0x02
.set Camera_PCLK__0__PC, CYREG_PRT6_PC1
.set Camera_PCLK__0__PORT, 6
.set Camera_PCLK__0__SHIFT, 1
.set Camera_PCLK__AG, CYREG_PRT6_AG
.set Camera_PCLK__AMUX, CYREG_PRT6_AMUX
.set Camera_PCLK__BIE, CYREG_PRT6_BIE
.set Camera_PCLK__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Camera_PCLK__BYP, CYREG_PRT6_BYP
.set Camera_PCLK__CTL, CYREG_PRT6_CTL
.set Camera_PCLK__DM0, CYREG_PRT6_DM0
.set Camera_PCLK__DM1, CYREG_PRT6_DM1
.set Camera_PCLK__DM2, CYREG_PRT6_DM2
.set Camera_PCLK__DR, CYREG_PRT6_DR
.set Camera_PCLK__INP_DIS, CYREG_PRT6_INP_DIS
.set Camera_PCLK__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Camera_PCLK__LCD_EN, CYREG_PRT6_LCD_EN
.set Camera_PCLK__MASK, 0x02
.set Camera_PCLK__PORT, 6
.set Camera_PCLK__PRT, CYREG_PRT6_PRT
.set Camera_PCLK__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Camera_PCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Camera_PCLK__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Camera_PCLK__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Camera_PCLK__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Camera_PCLK__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Camera_PCLK__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Camera_PCLK__PS, CYREG_PRT6_PS
.set Camera_PCLK__SHIFT, 1
.set Camera_PCLK__SLW, CYREG_PRT6_SLW

/* Camera_SIOC */
.set Camera_SIOC__0__MASK, 0x10
.set Camera_SIOC__0__PC, CYREG_PRT2_PC4
.set Camera_SIOC__0__PORT, 2
.set Camera_SIOC__0__SHIFT, 4
.set Camera_SIOC__AG, CYREG_PRT2_AG
.set Camera_SIOC__AMUX, CYREG_PRT2_AMUX
.set Camera_SIOC__BIE, CYREG_PRT2_BIE
.set Camera_SIOC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Camera_SIOC__BYP, CYREG_PRT2_BYP
.set Camera_SIOC__CTL, CYREG_PRT2_CTL
.set Camera_SIOC__DM0, CYREG_PRT2_DM0
.set Camera_SIOC__DM1, CYREG_PRT2_DM1
.set Camera_SIOC__DM2, CYREG_PRT2_DM2
.set Camera_SIOC__DR, CYREG_PRT2_DR
.set Camera_SIOC__INP_DIS, CYREG_PRT2_INP_DIS
.set Camera_SIOC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Camera_SIOC__LCD_EN, CYREG_PRT2_LCD_EN
.set Camera_SIOC__MASK, 0x10
.set Camera_SIOC__PORT, 2
.set Camera_SIOC__PRT, CYREG_PRT2_PRT
.set Camera_SIOC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Camera_SIOC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Camera_SIOC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Camera_SIOC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Camera_SIOC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Camera_SIOC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Camera_SIOC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Camera_SIOC__PS, CYREG_PRT2_PS
.set Camera_SIOC__SHIFT, 4
.set Camera_SIOC__SLW, CYREG_PRT2_SLW

/* Camera_SIOD */
.set Camera_SIOD__0__MASK, 0x20
.set Camera_SIOD__0__PC, CYREG_PRT2_PC5
.set Camera_SIOD__0__PORT, 2
.set Camera_SIOD__0__SHIFT, 5
.set Camera_SIOD__AG, CYREG_PRT2_AG
.set Camera_SIOD__AMUX, CYREG_PRT2_AMUX
.set Camera_SIOD__BIE, CYREG_PRT2_BIE
.set Camera_SIOD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Camera_SIOD__BYP, CYREG_PRT2_BYP
.set Camera_SIOD__CTL, CYREG_PRT2_CTL
.set Camera_SIOD__DM0, CYREG_PRT2_DM0
.set Camera_SIOD__DM1, CYREG_PRT2_DM1
.set Camera_SIOD__DM2, CYREG_PRT2_DM2
.set Camera_SIOD__DR, CYREG_PRT2_DR
.set Camera_SIOD__INP_DIS, CYREG_PRT2_INP_DIS
.set Camera_SIOD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Camera_SIOD__LCD_EN, CYREG_PRT2_LCD_EN
.set Camera_SIOD__MASK, 0x20
.set Camera_SIOD__PORT, 2
.set Camera_SIOD__PRT, CYREG_PRT2_PRT
.set Camera_SIOD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Camera_SIOD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Camera_SIOD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Camera_SIOD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Camera_SIOD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Camera_SIOD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Camera_SIOD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Camera_SIOD__PS, CYREG_PRT2_PS
.set Camera_SIOD__SHIFT, 5
.set Camera_SIOD__SLW, CYREG_PRT2_SLW

/* Camera_VSYNC */
.set Camera_VSYNC__0__MASK, 0x04
.set Camera_VSYNC__0__PC, CYREG_PRT2_PC2
.set Camera_VSYNC__0__PORT, 2
.set Camera_VSYNC__0__SHIFT, 2
.set Camera_VSYNC__AG, CYREG_PRT2_AG
.set Camera_VSYNC__AMUX, CYREG_PRT2_AMUX
.set Camera_VSYNC__BIE, CYREG_PRT2_BIE
.set Camera_VSYNC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Camera_VSYNC__BYP, CYREG_PRT2_BYP
.set Camera_VSYNC__CTL, CYREG_PRT2_CTL
.set Camera_VSYNC__DM0, CYREG_PRT2_DM0
.set Camera_VSYNC__DM1, CYREG_PRT2_DM1
.set Camera_VSYNC__DM2, CYREG_PRT2_DM2
.set Camera_VSYNC__DR, CYREG_PRT2_DR
.set Camera_VSYNC__INP_DIS, CYREG_PRT2_INP_DIS
.set Camera_VSYNC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Camera_VSYNC__LCD_EN, CYREG_PRT2_LCD_EN
.set Camera_VSYNC__MASK, 0x04
.set Camera_VSYNC__PORT, 2
.set Camera_VSYNC__PRT, CYREG_PRT2_PRT
.set Camera_VSYNC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Camera_VSYNC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Camera_VSYNC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Camera_VSYNC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Camera_VSYNC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Camera_VSYNC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Camera_VSYNC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Camera_VSYNC__PS, CYREG_PRT2_PS
.set Camera_VSYNC__SHIFT, 2
.set Camera_VSYNC__SLW, CYREG_PRT2_SLW

/* Camera_XCLK */
.set Camera_XCLK__0__MASK, 0x10
.set Camera_XCLK__0__PC, CYREG_IO_PC_PRT15_PC4
.set Camera_XCLK__0__PORT, 15
.set Camera_XCLK__0__SHIFT, 4
.set Camera_XCLK__AG, CYREG_PRT15_AG
.set Camera_XCLK__AMUX, CYREG_PRT15_AMUX
.set Camera_XCLK__BIE, CYREG_PRT15_BIE
.set Camera_XCLK__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Camera_XCLK__BYP, CYREG_PRT15_BYP
.set Camera_XCLK__CTL, CYREG_PRT15_CTL
.set Camera_XCLK__DM0, CYREG_PRT15_DM0
.set Camera_XCLK__DM1, CYREG_PRT15_DM1
.set Camera_XCLK__DM2, CYREG_PRT15_DM2
.set Camera_XCLK__DR, CYREG_PRT15_DR
.set Camera_XCLK__INP_DIS, CYREG_PRT15_INP_DIS
.set Camera_XCLK__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Camera_XCLK__LCD_EN, CYREG_PRT15_LCD_EN
.set Camera_XCLK__MASK, 0x10
.set Camera_XCLK__PORT, 15
.set Camera_XCLK__PRT, CYREG_PRT15_PRT
.set Camera_XCLK__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Camera_XCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Camera_XCLK__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Camera_XCLK__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Camera_XCLK__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Camera_XCLK__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Camera_XCLK__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Camera_XCLK__PS, CYREG_PRT15_PS
.set Camera_XCLK__SHIFT, 4
.set Camera_XCLK__SLW, CYREG_PRT15_SLW

/* HC_ISR */
.set HC_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HC_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HC_ISR__INTC_MASK, 0x02
.set HC_ISR__INTC_NUMBER, 1
.set HC_ISR__INTC_PRIOR_NUM, 7
.set HC_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set HC_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HC_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HC_ISR_S */
.set HC_ISR_S__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HC_ISR_S__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HC_ISR_S__INTC_MASK, 0x04
.set HC_ISR_S__INTC_NUMBER, 2
.set HC_ISR_S__INTC_PRIOR_NUM, 7
.set HC_ISR_S__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set HC_ISR_S__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HC_ISR_S__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HC_PWM_PWMUDB */
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set HC_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HC_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HC_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set HC_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set HC_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set HC_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set HC_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set HC_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set HC_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set HC_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set HC_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set HC_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set HC_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set HC_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set HC_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set HC_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set HC_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set HC_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* HC_PWM_S_PWMUDB */
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set HC_PWM_S_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set HC_PWM_S_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set HC_PWM_S_PWMUDB_genblk8_stsreg__0__POS, 0
.set HC_PWM_S_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set HC_PWM_S_PWMUDB_genblk8_stsreg__1__POS, 1
.set HC_PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set HC_PWM_S_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set HC_PWM_S_PWMUDB_genblk8_stsreg__2__POS, 2
.set HC_PWM_S_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set HC_PWM_S_PWMUDB_genblk8_stsreg__3__POS, 3
.set HC_PWM_S_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set HC_PWM_S_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set HC_PWM_S_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set HC_PWM_S_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set HC_PWM_S_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* IR_PWM_PWMUDB */
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set IR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set IR_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set IR_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set IR_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IR_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set IR_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set IR_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set IR_PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set IR_PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set IR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set IR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set IR_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set IR_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set IR_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set IR_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set IR_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set IR_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set IR_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IR_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set IR_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set IR_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set IR_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set IR_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set IR_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set IR_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* IR_REG */
.set IR_REG_Sync_ctrl_reg__0__MASK, 0x01
.set IR_REG_Sync_ctrl_reg__0__POS, 0
.set IR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set IR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set IR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set IR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set IR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set IR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set IR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set IR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set IR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set IR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set IR_REG_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set IR_REG_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set IR_REG_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set IR_REG_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set IR_REG_Sync_ctrl_reg__MASK, 0x01
.set IR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set IR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set IR_REG_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* ORANGE */
.set ORANGE__0__MASK, 0x40
.set ORANGE__0__PC, CYREG_PRT5_PC6
.set ORANGE__0__PORT, 5
.set ORANGE__0__SHIFT, 6
.set ORANGE__AG, CYREG_PRT5_AG
.set ORANGE__AMUX, CYREG_PRT5_AMUX
.set ORANGE__BIE, CYREG_PRT5_BIE
.set ORANGE__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ORANGE__BYP, CYREG_PRT5_BYP
.set ORANGE__CTL, CYREG_PRT5_CTL
.set ORANGE__DM0, CYREG_PRT5_DM0
.set ORANGE__DM1, CYREG_PRT5_DM1
.set ORANGE__DM2, CYREG_PRT5_DM2
.set ORANGE__DR, CYREG_PRT5_DR
.set ORANGE__INP_DIS, CYREG_PRT5_INP_DIS
.set ORANGE__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ORANGE__LCD_EN, CYREG_PRT5_LCD_EN
.set ORANGE__MASK, 0x40
.set ORANGE__PORT, 5
.set ORANGE__PRT, CYREG_PRT5_PRT
.set ORANGE__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ORANGE__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ORANGE__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ORANGE__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ORANGE__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ORANGE__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ORANGE__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ORANGE__PS, CYREG_PRT5_PS
.set ORANGE__SHIFT, 6
.set ORANGE__SLW, CYREG_PRT5_SLW

/* ARM_PIN */
.set ARM_PIN__0__MASK, 0x10
.set ARM_PIN__0__PC, CYREG_PRT0_PC4
.set ARM_PIN__0__PORT, 0
.set ARM_PIN__0__SHIFT, 4
.set ARM_PIN__AG, CYREG_PRT0_AG
.set ARM_PIN__AMUX, CYREG_PRT0_AMUX
.set ARM_PIN__BIE, CYREG_PRT0_BIE
.set ARM_PIN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ARM_PIN__BYP, CYREG_PRT0_BYP
.set ARM_PIN__CTL, CYREG_PRT0_CTL
.set ARM_PIN__DM0, CYREG_PRT0_DM0
.set ARM_PIN__DM1, CYREG_PRT0_DM1
.set ARM_PIN__DM2, CYREG_PRT0_DM2
.set ARM_PIN__DR, CYREG_PRT0_DR
.set ARM_PIN__INP_DIS, CYREG_PRT0_INP_DIS
.set ARM_PIN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ARM_PIN__LCD_EN, CYREG_PRT0_LCD_EN
.set ARM_PIN__MASK, 0x10
.set ARM_PIN__PORT, 0
.set ARM_PIN__PRT, CYREG_PRT0_PRT
.set ARM_PIN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ARM_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ARM_PIN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ARM_PIN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ARM_PIN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ARM_PIN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ARM_PIN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ARM_PIN__PS, CYREG_PRT0_PS
.set ARM_PIN__SHIFT, 4
.set ARM_PIN__SLW, CYREG_PRT0_SLW

/* Arm_PWM_PWMUDB */
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Arm_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set Arm_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Arm_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Arm_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Arm_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set Arm_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Arm_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set Arm_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Arm_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Arm_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* HC_ECHO */
.set HC_ECHO__0__MASK, 0x04
.set HC_ECHO__0__PC, CYREG_PRT3_PC2
.set HC_ECHO__0__PORT, 3
.set HC_ECHO__0__SHIFT, 2
.set HC_ECHO__AG, CYREG_PRT3_AG
.set HC_ECHO__AMUX, CYREG_PRT3_AMUX
.set HC_ECHO__BIE, CYREG_PRT3_BIE
.set HC_ECHO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HC_ECHO__BYP, CYREG_PRT3_BYP
.set HC_ECHO__CTL, CYREG_PRT3_CTL
.set HC_ECHO__DM0, CYREG_PRT3_DM0
.set HC_ECHO__DM1, CYREG_PRT3_DM1
.set HC_ECHO__DM2, CYREG_PRT3_DM2
.set HC_ECHO__DR, CYREG_PRT3_DR
.set HC_ECHO__INP_DIS, CYREG_PRT3_INP_DIS
.set HC_ECHO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HC_ECHO__LCD_EN, CYREG_PRT3_LCD_EN
.set HC_ECHO__MASK, 0x04
.set HC_ECHO__PORT, 3
.set HC_ECHO__PRT, CYREG_PRT3_PRT
.set HC_ECHO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HC_ECHO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HC_ECHO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HC_ECHO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HC_ECHO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HC_ECHO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HC_ECHO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HC_ECHO__PS, CYREG_PRT3_PS
.set HC_ECHO__SHIFT, 2
.set HC_ECHO__SLW, CYREG_PRT3_SLW

/* HC_ECHO_S */
.set HC_ECHO_S__0__MASK, 0x10
.set HC_ECHO_S__0__PC, CYREG_PRT3_PC4
.set HC_ECHO_S__0__PORT, 3
.set HC_ECHO_S__0__SHIFT, 4
.set HC_ECHO_S__AG, CYREG_PRT3_AG
.set HC_ECHO_S__AMUX, CYREG_PRT3_AMUX
.set HC_ECHO_S__BIE, CYREG_PRT3_BIE
.set HC_ECHO_S__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HC_ECHO_S__BYP, CYREG_PRT3_BYP
.set HC_ECHO_S__CTL, CYREG_PRT3_CTL
.set HC_ECHO_S__DM0, CYREG_PRT3_DM0
.set HC_ECHO_S__DM1, CYREG_PRT3_DM1
.set HC_ECHO_S__DM2, CYREG_PRT3_DM2
.set HC_ECHO_S__DR, CYREG_PRT3_DR
.set HC_ECHO_S__INP_DIS, CYREG_PRT3_INP_DIS
.set HC_ECHO_S__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HC_ECHO_S__LCD_EN, CYREG_PRT3_LCD_EN
.set HC_ECHO_S__MASK, 0x10
.set HC_ECHO_S__PORT, 3
.set HC_ECHO_S__PRT, CYREG_PRT3_PRT
.set HC_ECHO_S__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HC_ECHO_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HC_ECHO_S__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HC_ECHO_S__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HC_ECHO_S__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HC_ECHO_S__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HC_ECHO_S__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HC_ECHO_S__PS, CYREG_PRT3_PS
.set HC_ECHO_S__SHIFT, 4
.set HC_ECHO_S__SLW, CYREG_PRT3_SLW

/* HC_TRIG */
.set HC_TRIG__0__MASK, 0x08
.set HC_TRIG__0__PC, CYREG_PRT3_PC3
.set HC_TRIG__0__PORT, 3
.set HC_TRIG__0__SHIFT, 3
.set HC_TRIG__AG, CYREG_PRT3_AG
.set HC_TRIG__AMUX, CYREG_PRT3_AMUX
.set HC_TRIG__BIE, CYREG_PRT3_BIE
.set HC_TRIG__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HC_TRIG__BYP, CYREG_PRT3_BYP
.set HC_TRIG__CTL, CYREG_PRT3_CTL
.set HC_TRIG__DM0, CYREG_PRT3_DM0
.set HC_TRIG__DM1, CYREG_PRT3_DM1
.set HC_TRIG__DM2, CYREG_PRT3_DM2
.set HC_TRIG__DR, CYREG_PRT3_DR
.set HC_TRIG__INP_DIS, CYREG_PRT3_INP_DIS
.set HC_TRIG__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HC_TRIG__LCD_EN, CYREG_PRT3_LCD_EN
.set HC_TRIG__MASK, 0x08
.set HC_TRIG__PORT, 3
.set HC_TRIG__PRT, CYREG_PRT3_PRT
.set HC_TRIG__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HC_TRIG__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HC_TRIG__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HC_TRIG__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HC_TRIG__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HC_TRIG__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HC_TRIG__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HC_TRIG__PS, CYREG_PRT3_PS
.set HC_TRIG__SHIFT, 3
.set HC_TRIG__SLW, CYREG_PRT3_SLW

/* HC_TRIG_S */
.set HC_TRIG_S__0__MASK, 0x20
.set HC_TRIG_S__0__PC, CYREG_PRT3_PC5
.set HC_TRIG_S__0__PORT, 3
.set HC_TRIG_S__0__SHIFT, 5
.set HC_TRIG_S__AG, CYREG_PRT3_AG
.set HC_TRIG_S__AMUX, CYREG_PRT3_AMUX
.set HC_TRIG_S__BIE, CYREG_PRT3_BIE
.set HC_TRIG_S__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HC_TRIG_S__BYP, CYREG_PRT3_BYP
.set HC_TRIG_S__CTL, CYREG_PRT3_CTL
.set HC_TRIG_S__DM0, CYREG_PRT3_DM0
.set HC_TRIG_S__DM1, CYREG_PRT3_DM1
.set HC_TRIG_S__DM2, CYREG_PRT3_DM2
.set HC_TRIG_S__DR, CYREG_PRT3_DR
.set HC_TRIG_S__INP_DIS, CYREG_PRT3_INP_DIS
.set HC_TRIG_S__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HC_TRIG_S__LCD_EN, CYREG_PRT3_LCD_EN
.set HC_TRIG_S__MASK, 0x20
.set HC_TRIG_S__PORT, 3
.set HC_TRIG_S__PRT, CYREG_PRT3_PRT
.set HC_TRIG_S__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HC_TRIG_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HC_TRIG_S__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HC_TRIG_S__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HC_TRIG_S__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HC_TRIG_S__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HC_TRIG_S__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HC_TRIG_S__PS, CYREG_PRT3_PS
.set HC_TRIG_S__SHIFT, 5
.set HC_TRIG_S__SLW, CYREG_PRT3_SLW

/* IR_DONE */
.set IR_DONE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IR_DONE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IR_DONE__INTC_MASK, 0x08
.set IR_DONE__INTC_NUMBER, 3
.set IR_DONE__INTC_PRIOR_NUM, 7
.set IR_DONE__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set IR_DONE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IR_DONE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MOTOR_L_PWMHW */
.set MOTOR_L_PWMHW__CAP0, CYREG_TMR2_CAP0
.set MOTOR_L_PWMHW__CAP1, CYREG_TMR2_CAP1
.set MOTOR_L_PWMHW__CFG0, CYREG_TMR2_CFG0
.set MOTOR_L_PWMHW__CFG1, CYREG_TMR2_CFG1
.set MOTOR_L_PWMHW__CFG2, CYREG_TMR2_CFG2
.set MOTOR_L_PWMHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set MOTOR_L_PWMHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set MOTOR_L_PWMHW__PER0, CYREG_TMR2_PER0
.set MOTOR_L_PWMHW__PER1, CYREG_TMR2_PER1
.set MOTOR_L_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set MOTOR_L_PWMHW__PM_ACT_MSK, 0x04
.set MOTOR_L_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set MOTOR_L_PWMHW__PM_STBY_MSK, 0x04
.set MOTOR_L_PWMHW__RT0, CYREG_TMR2_RT0
.set MOTOR_L_PWMHW__RT1, CYREG_TMR2_RT1
.set MOTOR_L_PWMHW__SR0, CYREG_TMR2_SR0

/* MOTOR_R_PWMHW */
.set MOTOR_R_PWMHW__CAP0, CYREG_TMR3_CAP0
.set MOTOR_R_PWMHW__CAP1, CYREG_TMR3_CAP1
.set MOTOR_R_PWMHW__CFG0, CYREG_TMR3_CFG0
.set MOTOR_R_PWMHW__CFG1, CYREG_TMR3_CFG1
.set MOTOR_R_PWMHW__CFG2, CYREG_TMR3_CFG2
.set MOTOR_R_PWMHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set MOTOR_R_PWMHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set MOTOR_R_PWMHW__PER0, CYREG_TMR3_PER0
.set MOTOR_R_PWMHW__PER1, CYREG_TMR3_PER1
.set MOTOR_R_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set MOTOR_R_PWMHW__PM_ACT_MSK, 0x08
.set MOTOR_R_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set MOTOR_R_PWMHW__PM_STBY_MSK, 0x08
.set MOTOR_R_PWMHW__RT0, CYREG_TMR3_RT0
.set MOTOR_R_PWMHW__RT1, CYREG_TMR3_RT1
.set MOTOR_R_PWMHW__SR0, CYREG_TMR3_SR0

/* HC_CLOCK */
.set HC_CLOCK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set HC_CLOCK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set HC_CLOCK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set HC_CLOCK__CFG2_SRC_SEL_MASK, 0x07
.set HC_CLOCK__INDEX, 0x03
.set HC_CLOCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set HC_CLOCK__PM_ACT_MSK, 0x08
.set HC_CLOCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set HC_CLOCK__PM_STBY_MSK, 0x08

/* HC_Timer_S_TimerUDB */
.set HC_Timer_S_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set HC_Timer_S_TimerUDB_rstSts_stsreg__0__POS, 0
.set HC_Timer_S_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set HC_Timer_S_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set HC_Timer_S_TimerUDB_rstSts_stsreg__2__POS, 2
.set HC_Timer_S_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set HC_Timer_S_TimerUDB_rstSts_stsreg__3__POS, 3
.set HC_Timer_S_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set HC_Timer_S_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set HC_Timer_S_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set HC_Timer_S_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set HC_Timer_S_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* HC_Timer_TimerUDB */
.set HC_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set HC_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set HC_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set HC_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set HC_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set HC_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set HC_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set HC_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set HC_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set HC_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set HC_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set HC_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set HC_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set HC_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set HC_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set HC_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* IR_Timer_TimerUDB */
.set IR_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set IR_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set IR_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set IR_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set IR_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set IR_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set IR_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set IR_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set IR_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set IR_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set IR_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set IR_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set IR_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set IR_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set IR_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set IR_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set IR_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set IR_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* BUT_CLOCK */
.set BUT_CLOCK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set BUT_CLOCK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set BUT_CLOCK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set BUT_CLOCK__CFG2_SRC_SEL_MASK, 0x07
.set BUT_CLOCK__INDEX, 0x01
.set BUT_CLOCK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BUT_CLOCK__PM_ACT_MSK, 0x02
.set BUT_CLOCK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BUT_CLOCK__PM_STBY_MSK, 0x02

/* IRin_left */
.set IRin_left__0__MASK, 0x02
.set IRin_left__0__PC, CYREG_PRT0_PC1
.set IRin_left__0__PORT, 0
.set IRin_left__0__SHIFT, 1
.set IRin_left__AG, CYREG_PRT0_AG
.set IRin_left__AMUX, CYREG_PRT0_AMUX
.set IRin_left__BIE, CYREG_PRT0_BIE
.set IRin_left__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IRin_left__BYP, CYREG_PRT0_BYP
.set IRin_left__CTL, CYREG_PRT0_CTL
.set IRin_left__DM0, CYREG_PRT0_DM0
.set IRin_left__DM1, CYREG_PRT0_DM1
.set IRin_left__DM2, CYREG_PRT0_DM2
.set IRin_left__DR, CYREG_PRT0_DR
.set IRin_left__INP_DIS, CYREG_PRT0_INP_DIS
.set IRin_left__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IRin_left__LCD_EN, CYREG_PRT0_LCD_EN
.set IRin_left__MASK, 0x02
.set IRin_left__PORT, 0
.set IRin_left__PRT, CYREG_PRT0_PRT
.set IRin_left__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IRin_left__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IRin_left__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IRin_left__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IRin_left__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IRin_left__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IRin_left__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IRin_left__PS, CYREG_PRT0_PS
.set IRin_left__SHIFT, 1
.set IRin_left__SLW, CYREG_PRT0_SLW

/* BEAM_Clock */
.set BEAM_Clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set BEAM_Clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set BEAM_Clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set BEAM_Clock__CFG2_SRC_SEL_MASK, 0x07
.set BEAM_Clock__INDEX, 0x05
.set BEAM_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BEAM_Clock__PM_ACT_MSK, 0x20
.set BEAM_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BEAM_Clock__PM_STBY_MSK, 0x20

/* IRin_front */
.set IRin_front__0__MASK, 0x01
.set IRin_front__0__PC, CYREG_PRT0_PC0
.set IRin_front__0__PORT, 0
.set IRin_front__0__SHIFT, 0
.set IRin_front__AG, CYREG_PRT0_AG
.set IRin_front__AMUX, CYREG_PRT0_AMUX
.set IRin_front__BIE, CYREG_PRT0_BIE
.set IRin_front__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IRin_front__BYP, CYREG_PRT0_BYP
.set IRin_front__CTL, CYREG_PRT0_CTL
.set IRin_front__DM0, CYREG_PRT0_DM0
.set IRin_front__DM1, CYREG_PRT0_DM1
.set IRin_front__DM2, CYREG_PRT0_DM2
.set IRin_front__DR, CYREG_PRT0_DR
.set IRin_front__INP_DIS, CYREG_PRT0_INP_DIS
.set IRin_front__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IRin_front__LCD_EN, CYREG_PRT0_LCD_EN
.set IRin_front__MASK, 0x01
.set IRin_front__PORT, 0
.set IRin_front__PRT, CYREG_PRT0_PRT
.set IRin_front__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IRin_front__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IRin_front__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IRin_front__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IRin_front__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IRin_front__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IRin_front__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IRin_front__PS, CYREG_PRT0_PS
.set IRin_front__SHIFT, 0
.set IRin_front__SLW, CYREG_PRT0_SLW

/* ISR_CHECKP */
.set ISR_CHECKP__0__MASK, 0x04
.set ISR_CHECKP__0__PC, CYREG_PRT0_PC2
.set ISR_CHECKP__0__PORT, 0
.set ISR_CHECKP__0__SHIFT, 2
.set ISR_CHECKP__AG, CYREG_PRT0_AG
.set ISR_CHECKP__AMUX, CYREG_PRT0_AMUX
.set ISR_CHECKP__BIE, CYREG_PRT0_BIE
.set ISR_CHECKP__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ISR_CHECKP__BYP, CYREG_PRT0_BYP
.set ISR_CHECKP__CTL, CYREG_PRT0_CTL
.set ISR_CHECKP__DM0, CYREG_PRT0_DM0
.set ISR_CHECKP__DM1, CYREG_PRT0_DM1
.set ISR_CHECKP__DM2, CYREG_PRT0_DM2
.set ISR_CHECKP__DR, CYREG_PRT0_DR
.set ISR_CHECKP__INP_DIS, CYREG_PRT0_INP_DIS
.set ISR_CHECKP__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ISR_CHECKP__LCD_EN, CYREG_PRT0_LCD_EN
.set ISR_CHECKP__MASK, 0x04
.set ISR_CHECKP__PORT, 0
.set ISR_CHECKP__PRT, CYREG_PRT0_PRT
.set ISR_CHECKP__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ISR_CHECKP__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ISR_CHECKP__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ISR_CHECKP__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ISR_CHECKP__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ISR_CHECKP__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ISR_CHECKP__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ISR_CHECKP__PS, CYREG_PRT0_PS
.set ISR_CHECKP__SHIFT, 2
.set ISR_CHECKP__SLW, CYREG_PRT0_SLW

/* GRIPPER_PIN */
.set GRIPPER_PIN__0__MASK, 0x20
.set GRIPPER_PIN__0__PC, CYREG_PRT0_PC5
.set GRIPPER_PIN__0__PORT, 0
.set GRIPPER_PIN__0__SHIFT, 5
.set GRIPPER_PIN__AG, CYREG_PRT0_AG
.set GRIPPER_PIN__AMUX, CYREG_PRT0_AMUX
.set GRIPPER_PIN__BIE, CYREG_PRT0_BIE
.set GRIPPER_PIN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set GRIPPER_PIN__BYP, CYREG_PRT0_BYP
.set GRIPPER_PIN__CTL, CYREG_PRT0_CTL
.set GRIPPER_PIN__DM0, CYREG_PRT0_DM0
.set GRIPPER_PIN__DM1, CYREG_PRT0_DM1
.set GRIPPER_PIN__DM2, CYREG_PRT0_DM2
.set GRIPPER_PIN__DR, CYREG_PRT0_DR
.set GRIPPER_PIN__INP_DIS, CYREG_PRT0_INP_DIS
.set GRIPPER_PIN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set GRIPPER_PIN__LCD_EN, CYREG_PRT0_LCD_EN
.set GRIPPER_PIN__MASK, 0x20
.set GRIPPER_PIN__PORT, 0
.set GRIPPER_PIN__PRT, CYREG_PRT0_PRT
.set GRIPPER_PIN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set GRIPPER_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set GRIPPER_PIN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set GRIPPER_PIN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set GRIPPER_PIN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set GRIPPER_PIN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set GRIPPER_PIN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set GRIPPER_PIN__PS, CYREG_PRT0_PS
.set GRIPPER_PIN__SHIFT, 5
.set GRIPPER_PIN__SLW, CYREG_PRT0_SLW

/* Gripper_PWM_PWMHW */
.set Gripper_PWM_PWMHW__CAP0, CYREG_TMR1_CAP0
.set Gripper_PWM_PWMHW__CAP1, CYREG_TMR1_CAP1
.set Gripper_PWM_PWMHW__CFG0, CYREG_TMR1_CFG0
.set Gripper_PWM_PWMHW__CFG1, CYREG_TMR1_CFG1
.set Gripper_PWM_PWMHW__CFG2, CYREG_TMR1_CFG2
.set Gripper_PWM_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Gripper_PWM_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Gripper_PWM_PWMHW__PER0, CYREG_TMR1_PER0
.set Gripper_PWM_PWMHW__PER1, CYREG_TMR1_PER1
.set Gripper_PWM_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Gripper_PWM_PWMHW__PM_ACT_MSK, 0x02
.set Gripper_PWM_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Gripper_PWM_PWMHW__PM_STBY_MSK, 0x02
.set Gripper_PWM_PWMHW__RT0, CYREG_TMR1_RT0
.set Gripper_PWM_PWMHW__RT1, CYREG_TMR1_RT1
.set Gripper_PWM_PWMHW__SR0, CYREG_TMR1_SR0

/* Motor_Clock */
.set Motor_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Motor_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Motor_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Motor_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Motor_Clock__INDEX, 0x04
.set Motor_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Motor_Clock__PM_ACT_MSK, 0x10
.set Motor_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Motor_Clock__PM_STBY_MSK, 0x10

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x06
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x40
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x40

/* COMPASS_DRDY */
.set COMPASS_DRDY__0__MASK, 0x40
.set COMPASS_DRDY__0__PC, CYREG_PRT12_PC6
.set COMPASS_DRDY__0__PORT, 12
.set COMPASS_DRDY__0__SHIFT, 6
.set COMPASS_DRDY__AG, CYREG_PRT12_AG
.set COMPASS_DRDY__BIE, CYREG_PRT12_BIE
.set COMPASS_DRDY__BIT_MASK, CYREG_PRT12_BIT_MASK
.set COMPASS_DRDY__BYP, CYREG_PRT12_BYP
.set COMPASS_DRDY__DM0, CYREG_PRT12_DM0
.set COMPASS_DRDY__DM1, CYREG_PRT12_DM1
.set COMPASS_DRDY__DM2, CYREG_PRT12_DM2
.set COMPASS_DRDY__DR, CYREG_PRT12_DR
.set COMPASS_DRDY__INP_DIS, CYREG_PRT12_INP_DIS
.set COMPASS_DRDY__MASK, 0x40
.set COMPASS_DRDY__PORT, 12
.set COMPASS_DRDY__PRT, CYREG_PRT12_PRT
.set COMPASS_DRDY__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set COMPASS_DRDY__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set COMPASS_DRDY__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set COMPASS_DRDY__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set COMPASS_DRDY__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set COMPASS_DRDY__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set COMPASS_DRDY__PS, CYREG_PRT12_PS
.set COMPASS_DRDY__SHIFT, 6
.set COMPASS_DRDY__SIO_CFG, CYREG_PRT12_SIO_CFG
.set COMPASS_DRDY__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set COMPASS_DRDY__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set COMPASS_DRDY__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set COMPASS_DRDY__SLW, CYREG_PRT12_SLW

/* BEAM_BREAK_IN */
.set BEAM_BREAK_IN__0__MASK, 0x02
.set BEAM_BREAK_IN__0__PC, CYREG_PRT12_PC1
.set BEAM_BREAK_IN__0__PORT, 12
.set BEAM_BREAK_IN__0__SHIFT, 1
.set BEAM_BREAK_IN__AG, CYREG_PRT12_AG
.set BEAM_BREAK_IN__BIE, CYREG_PRT12_BIE
.set BEAM_BREAK_IN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BEAM_BREAK_IN__BYP, CYREG_PRT12_BYP
.set BEAM_BREAK_IN__DM0, CYREG_PRT12_DM0
.set BEAM_BREAK_IN__DM1, CYREG_PRT12_DM1
.set BEAM_BREAK_IN__DM2, CYREG_PRT12_DM2
.set BEAM_BREAK_IN__DR, CYREG_PRT12_DR
.set BEAM_BREAK_IN__INP_DIS, CYREG_PRT12_INP_DIS
.set BEAM_BREAK_IN__MASK, 0x02
.set BEAM_BREAK_IN__PORT, 12
.set BEAM_BREAK_IN__PRT, CYREG_PRT12_PRT
.set BEAM_BREAK_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BEAM_BREAK_IN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BEAM_BREAK_IN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BEAM_BREAK_IN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BEAM_BREAK_IN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BEAM_BREAK_IN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BEAM_BREAK_IN__PS, CYREG_PRT12_PS
.set BEAM_BREAK_IN__SHIFT, 1
.set BEAM_BREAK_IN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BEAM_BREAK_IN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BEAM_BREAK_IN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BEAM_BREAK_IN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BEAM_BREAK_IN__SLW, CYREG_PRT12_SLW

/* BEAM_BREAK_OUT */
.set BEAM_BREAK_OUT__0__MASK, 0x01
.set BEAM_BREAK_OUT__0__PC, CYREG_PRT12_PC0
.set BEAM_BREAK_OUT__0__PORT, 12
.set BEAM_BREAK_OUT__0__SHIFT, 0
.set BEAM_BREAK_OUT__AG, CYREG_PRT12_AG
.set BEAM_BREAK_OUT__BIE, CYREG_PRT12_BIE
.set BEAM_BREAK_OUT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BEAM_BREAK_OUT__BYP, CYREG_PRT12_BYP
.set BEAM_BREAK_OUT__DM0, CYREG_PRT12_DM0
.set BEAM_BREAK_OUT__DM1, CYREG_PRT12_DM1
.set BEAM_BREAK_OUT__DM2, CYREG_PRT12_DM2
.set BEAM_BREAK_OUT__DR, CYREG_PRT12_DR
.set BEAM_BREAK_OUT__INP_DIS, CYREG_PRT12_INP_DIS
.set BEAM_BREAK_OUT__MASK, 0x01
.set BEAM_BREAK_OUT__PORT, 12
.set BEAM_BREAK_OUT__PRT, CYREG_PRT12_PRT
.set BEAM_BREAK_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BEAM_BREAK_OUT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BEAM_BREAK_OUT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BEAM_BREAK_OUT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BEAM_BREAK_OUT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BEAM_BREAK_OUT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BEAM_BREAK_OUT__PS, CYREG_PRT12_PS
.set BEAM_BREAK_OUT__SHIFT, 0
.set BEAM_BREAK_OUT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BEAM_BREAK_OUT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BEAM_BREAK_OUT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BEAM_BREAK_OUT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BEAM_BREAK_OUT__SLW, CYREG_PRT12_SLW

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1

/* BEAM_BREAK_TIMER_TimerUDB */
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* Compass_DRDY_ISR */
.set Compass_DRDY_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Compass_DRDY_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Compass_DRDY_ISR__INTC_MASK, 0x01
.set Compass_DRDY_ISR__INTC_NUMBER, 0
.set Compass_DRDY_ISR__INTC_PRIOR_NUM, 7
.set Compass_DRDY_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Compass_DRDY_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Compass_DRDY_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 13
.set CYDEV_CHIP_DIE_PSOC4A, 6
.set CYDEV_CHIP_DIE_PSOC5LP, 12
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E178069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 6
.set CYDEV_CHIP_MEMBER_4C, 10
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 5
.set CYDEV_CHIP_MEMBER_4F, 7
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 4
.set CYDEV_CHIP_MEMBER_4L, 9
.set CYDEV_CHIP_MEMBER_4M, 8
.set CYDEV_CHIP_MEMBER_5A, 12
.set CYDEV_CHIP_MEMBER_5B, 11
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000831F
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
