$date
	Sun Oct 23 05:35:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#990695
b10100 !
1"
#990698
b10100 &
b10100 %
1$
#990699
0"
#990702
b1010 &
b1010 %
#990706
b101 &
b101 %
#990710
b10000 &
b10000 %
#990714
b1000 &
b1000 %
#990718
b100 &
b100 %
#990722
b10 &
b10 %
#990726
b1 &
1#
b1 %
#990730
b0 &
b0 %
0#
0$
#1970865
b10110 !
1"
#1970866
b10110 &
b10110 %
1$
#1970867
0"
#1970870
b1011 &
b1011 %
#1970874
b100010 &
b100010 %
#1970878
b10001 &
b10001 %
#1970882
b110100 &
b110100 %
#1970886
b11010 &
b11010 %
#1970890
b1101 &
b1101 %
#1970894
b101000 &
b101000 %
#1970898
b10100 &
b10100 %
#1970902
b1010 &
b1010 %
#1970906
b101 &
b101 %
#1970910
b10000 &
b10000 %
#1970914
b1000 &
b1000 %
#1970918
b100 &
b100 %
#1970922
b10 &
b10 %
#1970926
b1 &
1#
b1 %
#1970930
b0 &
b0 %
0#
0$
#3012801
b10101 !
1"
#3012802
b10101 &
b10101 %
1$
#3012803
0"
#3012806
b1000000 &
b1000000 %
#3012810
b100000 &
b100000 %
#3012814
b10000 &
b10000 %
#3012818
b1000 &
b1000 %
#3012822
b100 &
b100 %
#3012826
b10 &
b10 %
#3012830
b1 &
1#
b1 %
#3012834
b0 &
b0 %
0#
0$
#4500012
