
<html><head><title>Appendix B: Mixed-Signal Simulation</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668857" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Appendix B: Mixed-Signal Simulation" />
<meta name="Keywords" content="Mixed-Signal Simulation,Analog verification" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Analog Mixed-Signal," />
<meta name="prod_subfeature" content="Real Number Modeling,Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668857" />
<meta name="NextFile" content="Related_Documents.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Appendix_A__Advanced_Digital_Verification_Methodology.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Appendix B: Mixed-Signal Simulation" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Appendix_A__Advanced_Digital_Verification_Methodology.html" title="Appendix_A__Advanced_Digital_Verification_Methodology">Appendix_A__Advanced_Digital_V ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Related_Documents.html" title="Related_Documents">Related_Documents</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Appendix B: Mixed-Signal Simulation</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Commercial mixed-signal simulation solutions &#8211; like the Xcelium simulator with the&#160;mixed-signal option and&#160;Spectre AMS&#160;Designer (AMS Designer) simulator&#160;&#8211; are available to manage multiple power supply domains, bidirectional interface connections, varieties of analog solving algorithms. Mixed-signal extensions to the standard behavioral languages (Verilog-AMS and VHDL-AMS) provide flexible modeling capabilities. Given that, mixed-signal simulation in itself can be considered as a solved problem.</p>

<p>However, simulation is only the enabling part for the verification process. The verification environments are still separated in an analog-driven flow or a digital-centric methodology as described above. The choice of the right level of design abstraction is especially important when moving to mixed-signal simulation.</p>

<p>Mixed-signal simulation is used mainly by the analog design team. Consequently, the use model is aligned with the analog workflow. AMS Designer is integrated in the ADE use model. It can read design information from the dfII database as well as file-based descriptions.</p>

<p>Significant demand for mixed-signal simulation within the digital use model has been visible over the last couple of years. AMS Designer&#8217;s command line use model fulfills these requirements. A simulation can be set up and started easily from the command line. This enables a straightforward integration into the digital-centric verification flow as well as all the flexibility needed for the mixed-signal simulation.</p>

<p>The analog content in many design flows is represented only as Verilog-AMS or SPICE-level netlists. The goal was to make the flow as simple as possible, however, compared to a pure digital simulation, some additional information also needs to be provided such as.</p>
<ul><li>Settings for the analog solver</li><li>Including analog (SPICE) content</li><li>Configure the design parts that should be replaced by analog blocks</li><li>Define the Connect Modules (CM) to connect analog and digital signals</li><li>Define the port mapping information between SPICE and Verilog</li></ul>
<p>Analog verification is based on the idea of simulating the circuit with a given input stimulus and observing the correct output behavior. In most cases, this process is still based on manual waveform inspections because:<span class="confluence-anchor-link" id="AppendixB:MixedSignalSimulation-44786"></span></p>
<ul><li>Necessary measurements and calculations on analog waveforms are sometimes hard to formulate in a mathematical way while a manual check is very easy and fast for an experienced designer.</li><li>Waveform inspection is a major part of the analog workflow.</li><li>Analog design is not very formalized and still relies heavily on expert knowledge. This implies that there are a significant amount of implicit assumptions besides the specification that need to be taken into account.</li></ul>
<p>The following are some guidelines to achieve the best performance (run-time) in&#160;AMS simulation:</p>
<ul><li>Avoid current probes with wildcards and use specific current probes.&#160;Alternatively, consider using dynamic check features for current/power analysis&#160;and debug, especially for multiple current waveforms for test cases focusing on<br />low-power-mode current consumption, IDDQ, reliability, etc.</li><li>Consider using analog assertions and self-checking mechanisms as much as&#160;possible.</li><li>Use the Save and Restart feature in AMS. See <a href="../amssimug/Simulating.html#Simulating-saveRestart">Using the Save-and-Restart Feature</a>.</li><li>Use an appropriate envelope as a stimulus instead of the full RF signal for RF TX FE&#160;simulation.</li></ul>
<p>Even though a complete replacement of manual waveform inspection in analog design may not be realistic today, it is relatively easy to automate the straightforward checks in the analog working environment.&#160;The Virtuoso Analog Design Environment (ADE) is a very common workplace for analog designs. For more information, see the&#160;<em>Virtuoso Analog Design Environment XL User Guide</em>.</p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Appendix_A__Advanced_Digital_Verification_Methodology.html" id="prev" title="Appendix_A__Advanced_Digital_Verification_Methodology">Appendix_A__Advanced_Digital_V ...</a></em></b><b><em><a href="Related_Documents.html" id="nex" title="Related_Documents">Related_Documents</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>