<root><simulation><result_generated_time />2023-05-17 19:07:14<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />26214400<total_data_size_element />{'W': 262144, 'I': 102400, 'O': 25600}<total_data_reuse />{'W': 100, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [8, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('K', 16)], [('C', 2), ('K', 8)]], [], []]<I />[[[('K', 16)], [('K', 8)]], [[('OY', 2)], [('C', 2), ('OY', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 8), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 128), ('OX', 10), ('OY', 3), ('K', 2)], []]<I />[[('C', 4)], [('C', 128), ('OX', 10), ('OY', 3), ('K', 2)], []]<O />[[('C', 4), ('C', 128)], [('OX', 10), ('OY', 3), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 30, 1], 'I': [128.0, 1.0, 2.0, 1.0], 'O': [2.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2097152, 2097152], 'I': [32, 983040, 983040], 'O': [8, 245760, 245760], 'O_partial': [8, 0, 0], 'O_final': [0, 245760, 245760]}<actual_mem_utilization_individual />{'W': [0.02, 0.06, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.1, 0.0], 'I': [0.06, 0.1, 0.0], 'O': [0.02, 0.1, 0.0]}<effective_mem_size_bit />{'W': [8, 1048576, 2097152], 'I': [8, 983040, 983040], 'O': [8, 24576, 245760], 'O_partial': [8, 0, 0], 'O_final': [0, 24576, 245760]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [8, 8, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7864320, 7864320], [7864320, 262144], [262144, 0]]<I />[[204800, 204800], [204800, 102400], [102400, 0]]<O />[[(13081600, 13107200), (25600, 0)], [(0, 25600), (25600, 0)], [(0, 25600), (0, 0)]]<O_partial />[[(13081600, 13107200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25600, 0)], [(0, 25600), (25600, 0)], [(0, 25600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[983040, 983040], [122880, 4096], [1024, 0]]<I />[[25600, 25600], [3200, 1600], [400, 0]]<O />[[(1635200, 1638400), (3200, 0)], [(0, 400), (400, 0)], [(0, 100), (0, 0)]]<O_partial />[([1635200, 1638400], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3200, 0]), ([0, 400], [400, 0]), ([0, 100], [0, 0])]</mem_access_count_word><mac_count><active />26214400<idle />0</mac_count></basic_info><energy><total_energy />57322444.7<mem_energy_breakdown><W />[688.7, 13317.2, 1363.8]<I />[17.9, 485.5, 532.7]<O />[1147.8, 79.3, 133.2]</mem_energy_breakdown><MAC_energy><active_MAC />57304678.4<idle_MAC />0.0<total />57304678.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2383<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.2383<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />128894<latency_cycle_without_data_loading />122877<ideal_computing_cycle />30720<data_loading><load_cycle_total />6017<load_cycle_individual />{'W': [4, 4096, 0], 'I': [1, 1920, 0]}<load_cycle_combined />{'W': 4096, 'I': 1920}</data_loading><mem_stalling><mem_stall_cycle_total />92157<mem_stall_cycle_individual />{'W': [[-30719], [-30719, 92157], [-30720, -30720]], 'I': [[-30719], [-30716, -30716], [-30720, -30720]], 'O': [[-30720], [-30720, -30240], [-30240, -30600]]}<mem_stall_cycle_shared />{'W': [[-30719], [-30719, 92157], [0, 0]], 'I': [[-30719], [-30716, 92157], [0, 0]], 'O': [[-30720], [-30720, -30240], [-30240, -30600]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2097152, 2097152], 'I': [32, 983040, 983040], 'O': [8, 245760, 245760], 'O_partial': [8, 0, 0], 'O_final': [0, 245760, 245760]}<data_size_each_level_total />{'W': [2048, 2097152, 2097152], 'I': [256, 983040, 983040], 'O': [4096, 245760, 245760]}<loop_cycles_each_level />{'W': [1, 30720, 30720], 'I': [4, 30720, 30720], 'O': [512, 30720, 30720]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 68.3], [68.3, 68.3]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 0.0], [8.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 68.3], [68.3, 68.3]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 32.0]], 'O': [[8.0, 8.0], [4096.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 68.3], [68.3, 0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 0]], 'O': [[8.0, 0.0], [8.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2120.0, 108.3], [100.3, 8.0]], 'I': [[8.0, 8.0], [2120.0, 108.3], [100.3, 8.0]], 'O': [[8.0, 0.0], [2120.0, 108.3], [100.3, 8.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 30720], [1, 1, 30720], [30720, 30720, 1]], 'I': [[1, 1, 30720], [4, 4, 7680], [30720, 30720, 1]], 'O': [[1, 1, 30720], [512, 512, 60], [30720, 30720, 1]]}<trans_time_real />{'W': [[0, 1, 30720], [[0, 1, 30720], [4, 1, 30720]], [[4096, 30720, 1], [1024, 30720, 1]]], 'I': [[0, 1, 30720], [[0, 4, 7680], [0, 4, 7680]], [[1920, 30720, 1], [480, 30720, 1]]], 'O': [[0, 1, 30720], [[0, 512, 60], [8, 512, 60]], [[480, 30720, 1], [120, 30720, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-26624, -29696]], 'I': [[-1], [-4, -4], [-28800, -30240]], 'O': [[-1], [-512, -504], [-30240, -30600]]}<single_stall_count />{'W': [30719, 30719, 0], 'I': [30719, 7679, 0], 'O': [30720, 60, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [30719, 0], 'I': [0, 0], 'O': [480, 480]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [480, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -30720], [-30240, -30240]], 1: [[-30720, -30720], [-30240, -30720]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>