INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-76] Bus port 'data0' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-76] Bus port 'data1' has a depth of '16000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-76] Bus port 'data2' has a depth of '16000'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myFuncAccel.cpp
   Compiling (apcc) myAccel16.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'root' on host 'skl' (Linux_x86_64 version 5.0.0-36-generic) on Sat Nov 23 03:38:11 EET 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_root/58831574473091190808
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) main.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'root' on host 'skl' (Linux_x86_64 version 5.0.0-36-generic) on Sat Nov 23 03:38:16 EET 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/main.c:1:
/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/main.c:72:63: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
 ((void) sizeof ((seed>=0) ? 1 : 0), __extension__ ({ if (seed>=0) ; else __assert_fail ("seed>=0", "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/main.c", 72, __extension__ __PRETTY_FUNCTION__); }));
                                                          ~~~~^ ~
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_root/60381574473096121749
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Seed 1000
Size 1000
Dimension 16
Threshold 100.000000

Executing myFunc...
Reference Code execution time: 0.005588

Executing myFuncAccel...
Hardware execution time: 0.236512

SUCCESS

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myFuncAccel_top glbl -prj myFuncAccel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myFuncAccel 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_autobus_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel_empty_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel_empty_memcore_ram
INFO: [VRFC 10-311] analyzing module myFuncAccel_empty_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_autobus_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/Loop_sizeLoop_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sizeLoop_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myFuncAccel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_autobus_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel_empty
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/Block_codeRepl93_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_codeRepl93_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel_fcmp_32ns_32ns_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFuncAccel_fcmp_32ns_32ns_1_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/ip/xil_defaultlib/myFuncAccel_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel_ap_fcmp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/ip/xil_defaultlib/myFuncAccel_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/ip/xil_defaultlib/myFuncAccel_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myFuncAccel_ap_fmul_2_max_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fadd_3_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fmul_2_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/myFuncAccel_ap_fcmp_0_no_dsp_32.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.myFuncAccel_empty_memcore_ram
Compiling module xil_defaultlib.myFuncAccel_empty_memcore
Compiling module xil_defaultlib.myFuncAccel_empty(AddressRange=2...
Compiling module xil_defaultlib.Block_codeRepl93_pro
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="aar...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="aartix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="aar...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="aa...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="aartix...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture myfuncaccel_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fadd_3_full_dsp_32 [myfuncaccel_ap_fadd_3_full_dsp_3...]
Compiling module xil_defaultlib.myFuncAccel_fadd_32ns_32ns_32_5_...
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily="aarti...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture myfuncaccel_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fmul_2_max_dsp_32 [myfuncaccel_ap_fmul_2_max_dsp_32...]
Compiling module xil_defaultlib.myFuncAccel_fmul_32ns_32ns_32_4_...
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily="aar...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="aa...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="aar...]
Compiling architecture rtl of entity floating_point_v7_1_7.fp_cmp [\fp_cmp(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture myfuncaccel_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.myFuncAccel_ap_fcmp_0_no_dsp_32 [myfuncaccel_ap_fcmp_0_no_dsp_32_...]
Compiling module xil_defaultlib.myFuncAccel_fcmp_32ns_32ns_1_1_1...
Compiling module xil_defaultlib.Loop_sizeLoop_proc
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.myFuncAccel
Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000,WIDTH=32'...
Compiling module xil_defaultlib.fifo(DEPTH=32'b0100000000,WIDTH=...
Compiling module xil_defaultlib.AESL_autobus_data0
Compiling module xil_defaultlib.fifo(DEPTH=32'b011111010000000,W...
Compiling module xil_defaultlib.AESL_autobus_data1
Compiling module xil_defaultlib.AESL_autobus_data2
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myFuncAccel_top
Compiling module work.glbl
Built simulation snapshot myFuncAccel

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/xsim.dir/myFuncAccel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/xsim.dir/myFuncAccel/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 23 03:39:07 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 23 03:39:07 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myFuncAccel/xsim_script.tcl
# xsim {myFuncAccel} -autoloadwcfg -tclbatch {myFuncAccel.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source myFuncAccel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2845 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2895 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2945 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3005 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3105 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3215 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3265 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3325 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3375 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3425 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162885 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162935 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162985 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163035 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163085 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163135 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163185 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163235 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163285 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163335 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163385 ns  Iteration: 12  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U10/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U11/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U12/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U13/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U14/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U15/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U16/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U17/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163435 ns  Iteration: 11  Process: /apatb_myFuncAccel_top/AESL_inst_myFuncAccel/Loop_sizeLoop_proc_U0/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U18/myFuncAccel_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2018.3/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "163825000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 163865 ns : File "/home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/vHls16/Optimization_1_16/sim/verilog/myFuncAccel.autotb.v" Line 465
run: Time (s): cpu = 00:00:00.07 ; elapsed = 00:03:28 . Memory (MB): peak = 1334.203 ; gain = 0.000 ; free physical = 813 ; free virtual = 6128
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 23 03:42:50 2019...
Seed 1000
Size 1000
Dimension 16
Threshold 100.000000

Executing myFunc...
Reference Code execution time: 0.005260

Executing myFuncAccel...
Hardware execution time: 0.087338

SUCCESS

INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
