
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401310 <.init>:
  401310:	stp	x29, x30, [sp, #-16]!
  401314:	mov	x29, sp
  401318:	bl	401700 <tigetstr@plt+0x60>
  40131c:	ldp	x29, x30, [sp], #16
  401320:	ret

Disassembly of section .plt:

0000000000401330 <memcpy@plt-0x20>:
  401330:	stp	x16, x30, [sp, #-16]!
  401334:	adrp	x16, 415000 <tigetstr@plt+0x13960>
  401338:	ldr	x17, [x16, #4088]
  40133c:	add	x16, x16, #0xff8
  401340:	br	x17
  401344:	nop
  401348:	nop
  40134c:	nop

0000000000401350 <memcpy@plt>:
  401350:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16]
  401358:	add	x16, x16, #0x0
  40135c:	br	x17

0000000000401360 <strlen@plt>:
  401360:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #8]
  401368:	add	x16, x16, #0x8
  40136c:	br	x17

0000000000401370 <exit@plt>:
  401370:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #16]
  401378:	add	x16, x16, #0x10
  40137c:	br	x17

0000000000401380 <setupterm@plt>:
  401380:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #24]
  401388:	add	x16, x16, #0x18
  40138c:	br	x17

0000000000401390 <perror@plt>:
  401390:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #32]
  401398:	add	x16, x16, #0x20
  40139c:	br	x17

00000000004013a0 <tputs@plt>:
  4013a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #40]
  4013a8:	add	x16, x16, #0x28
  4013ac:	br	x17

00000000004013b0 <sprintf@plt>:
  4013b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #48]
  4013b8:	add	x16, x16, #0x30
  4013bc:	br	x17

00000000004013c0 <opendir@plt>:
  4013c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #56]
  4013c8:	add	x16, x16, #0x38
  4013cc:	br	x17

00000000004013d0 <snprintf@plt>:
  4013d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #64]
  4013d8:	add	x16, x16, #0x40
  4013dc:	br	x17

00000000004013e0 <fclose@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #72]
  4013e8:	add	x16, x16, #0x48
  4013ec:	br	x17

00000000004013f0 <atoi@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #80]
  4013f8:	add	x16, x16, #0x50
  4013fc:	br	x17

0000000000401400 <getpid@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #88]
  401408:	add	x16, x16, #0x58
  40140c:	br	x17

0000000000401410 <nl_langinfo@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #96]
  401418:	add	x16, x16, #0x60
  40141c:	br	x17

0000000000401420 <fopen@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #104]
  401428:	add	x16, x16, #0x68
  40142c:	br	x17

0000000000401430 <malloc@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #112]
  401438:	add	x16, x16, #0x70
  40143c:	br	x17

0000000000401440 <open@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #120]
  401448:	add	x16, x16, #0x78
  40144c:	br	x17

0000000000401450 <bindtextdomain@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #128]
  401458:	add	x16, x16, #0x80
  40145c:	br	x17

0000000000401460 <__libc_start_main@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #136]
  401468:	add	x16, x16, #0x88
  40146c:	br	x17

0000000000401470 <getpwnam@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #144]
  401478:	add	x16, x16, #0x90
  40147c:	br	x17

0000000000401480 <tgetent@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #152]
  401488:	add	x16, x16, #0x98
  40148c:	br	x17

0000000000401490 <readdir@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #160]
  401498:	add	x16, x16, #0xa0
  40149c:	br	x17

00000000004014a0 <realloc@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #168]
  4014a8:	add	x16, x16, #0xa8
  4014ac:	br	x17

00000000004014b0 <closedir@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #176]
  4014b8:	add	x16, x16, #0xb0
  4014bc:	br	x17

00000000004014c0 <__stack_chk_fail@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #184]
  4014c8:	add	x16, x16, #0xb8
  4014cc:	br	x17

00000000004014d0 <close@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #192]
  4014d8:	add	x16, x16, #0xc0
  4014dc:	br	x17

00000000004014e0 <strrchr@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #200]
  4014e8:	add	x16, x16, #0xc8
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #208]
  4014f8:	add	x16, x16, #0xd0
  4014fc:	br	x17

0000000000401500 <abort@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #216]
  401508:	add	x16, x16, #0xd8
  40150c:	br	x17

0000000000401510 <textdomain@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #224]
  401518:	add	x16, x16, #0xe0
  40151c:	br	x17

0000000000401520 <getopt_long@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #232]
  401528:	add	x16, x16, #0xe8
  40152c:	br	x17

0000000000401530 <strcmp@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #240]
  401538:	add	x16, x16, #0xf0
  40153c:	br	x17

0000000000401540 <getpwuid@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #248]
  401548:	add	x16, x16, #0xf8
  40154c:	br	x17

0000000000401550 <__ctype_b_loc@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #256]
  401558:	add	x16, x16, #0x100
  40155c:	br	x17

0000000000401560 <strtol@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #264]
  401568:	add	x16, x16, #0x108
  40156c:	br	x17

0000000000401570 <fread@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #272]
  401578:	add	x16, x16, #0x110
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #280]
  401588:	add	x16, x16, #0x118
  40158c:	br	x17

0000000000401590 <getchar@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #288]
  401598:	add	x16, x16, #0x120
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #296]
  4015a8:	add	x16, x16, #0x128
  4015ac:	br	x17

00000000004015b0 <read@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #304]
  4015b8:	add	x16, x16, #0x130
  4015bc:	br	x17

00000000004015c0 <isatty@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #312]
  4015c8:	add	x16, x16, #0x138
  4015cc:	br	x17

00000000004015d0 <tgetstr@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #320]
  4015d8:	add	x16, x16, #0x140
  4015dc:	br	x17

00000000004015e0 <__isoc99_sscanf@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #328]
  4015e8:	add	x16, x16, #0x148
  4015ec:	br	x17

00000000004015f0 <strncpy@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #336]
  4015f8:	add	x16, x16, #0x150
  4015fc:	br	x17

0000000000401600 <__assert_fail@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #344]
  401608:	add	x16, x16, #0x158
  40160c:	br	x17

0000000000401610 <getenv@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #352]
  401618:	add	x16, x16, #0x160
  40161c:	br	x17

0000000000401620 <putchar@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #360]
  401628:	add	x16, x16, #0x168
  40162c:	br	x17

0000000000401630 <__xstat@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #368]
  401638:	add	x16, x16, #0x170
  40163c:	br	x17

0000000000401640 <gettext@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #376]
  401648:	add	x16, x16, #0x178
  40164c:	br	x17

0000000000401650 <fprintf@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #384]
  401658:	add	x16, x16, #0x180
  40165c:	br	x17

0000000000401660 <fgets@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #392]
  401668:	add	x16, x16, #0x188
  40166c:	br	x17

0000000000401670 <ioctl@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #400]
  401678:	add	x16, x16, #0x190
  40167c:	br	x17

0000000000401680 <setlocale@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #408]
  401688:	add	x16, x16, #0x198
  40168c:	br	x17

0000000000401690 <ferror@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #416]
  401698:	add	x16, x16, #0x1a0
  40169c:	br	x17

00000000004016a0 <tigetstr@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #424]
  4016a8:	add	x16, x16, #0x1a8
  4016ac:	br	x17

Disassembly of section .text:

00000000004016b0 <.text>:
  4016b0:	mov	x29, #0x0                   	// #0
  4016b4:	mov	x30, #0x0                   	// #0
  4016b8:	mov	x5, x0
  4016bc:	ldr	x1, [sp]
  4016c0:	add	x2, sp, #0x8
  4016c4:	mov	x6, sp
  4016c8:	movz	x0, #0x0, lsl #48
  4016cc:	movk	x0, #0x0, lsl #32
  4016d0:	movk	x0, #0x40, lsl #16
  4016d4:	movk	x0, #0x18d8
  4016d8:	movz	x3, #0x0, lsl #48
  4016dc:	movk	x3, #0x0, lsl #32
  4016e0:	movk	x3, #0x40, lsl #16
  4016e4:	movk	x3, #0x4ca0
  4016e8:	movz	x4, #0x0, lsl #48
  4016ec:	movk	x4, #0x0, lsl #32
  4016f0:	movk	x4, #0x40, lsl #16
  4016f4:	movk	x4, #0x4d20
  4016f8:	bl	401460 <__libc_start_main@plt>
  4016fc:	bl	401500 <abort@plt>
  401700:	adrp	x0, 415000 <tigetstr@plt+0x13960>
  401704:	ldr	x0, [x0, #4064]
  401708:	cbz	x0, 401710 <tigetstr@plt+0x70>
  40170c:	b	4014f0 <__gmon_start__@plt>
  401710:	ret
  401714:	nop
  401718:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40171c:	add	x0, x0, #0x2a8
  401720:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401724:	add	x1, x1, #0x2a8
  401728:	cmp	x1, x0
  40172c:	b.eq	401744 <tigetstr@plt+0xa4>  // b.none
  401730:	adrp	x1, 404000 <tigetstr@plt+0x2960>
  401734:	ldr	x1, [x1, #3408]
  401738:	cbz	x1, 401744 <tigetstr@plt+0xa4>
  40173c:	mov	x16, x1
  401740:	br	x16
  401744:	ret
  401748:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40174c:	add	x0, x0, #0x2a8
  401750:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401754:	add	x1, x1, #0x2a8
  401758:	sub	x1, x1, x0
  40175c:	lsr	x2, x1, #63
  401760:	add	x1, x2, x1, asr #3
  401764:	cmp	xzr, x1, asr #1
  401768:	asr	x1, x1, #1
  40176c:	b.eq	401784 <tigetstr@plt+0xe4>  // b.none
  401770:	adrp	x2, 404000 <tigetstr@plt+0x2960>
  401774:	ldr	x2, [x2, #3416]
  401778:	cbz	x2, 401784 <tigetstr@plt+0xe4>
  40177c:	mov	x16, x2
  401780:	br	x16
  401784:	ret
  401788:	stp	x29, x30, [sp, #-32]!
  40178c:	mov	x29, sp
  401790:	str	x19, [sp, #16]
  401794:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401798:	ldrb	w0, [x19, #712]
  40179c:	cbnz	w0, 4017ac <tigetstr@plt+0x10c>
  4017a0:	bl	401718 <tigetstr@plt+0x78>
  4017a4:	mov	w0, #0x1                   	// #1
  4017a8:	strb	w0, [x19, #712]
  4017ac:	ldr	x19, [sp, #16]
  4017b0:	ldp	x29, x30, [sp], #32
  4017b4:	ret
  4017b8:	b	401748 <tigetstr@plt+0xa8>
  4017bc:	sub	sp, sp, #0x10
  4017c0:	str	w0, [sp, #4]
  4017c4:	ldr	w8, [sp, #4]
  4017c8:	cmp	w8, #0x7
  4017cc:	b.cc	4017dc <tigetstr@plt+0x13c>  // b.lo, b.ul, b.last
  4017d0:	mov	x8, xzr
  4017d4:	str	x8, [sp, #8]
  4017d8:	b	401800 <tigetstr@plt+0x160>
  4017dc:	ldr	w8, [sp, #4]
  4017e0:	mov	w9, w8
  4017e4:	mov	x10, #0x8                   	// #8
  4017e8:	mul	x9, x10, x9
  4017ec:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  4017f0:	add	x10, x10, #0x1c0
  4017f4:	add	x9, x10, x9
  4017f8:	ldr	x9, [x9]
  4017fc:	str	x9, [sp, #8]
  401800:	ldr	x0, [sp, #8]
  401804:	add	sp, sp, #0x10
  401808:	ret
  40180c:	sub	sp, sp, #0x60
  401810:	stp	x29, x30, [sp, #80]
  401814:	add	x29, sp, #0x50
  401818:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40181c:	add	x8, x8, #0x2a8
  401820:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  401824:	add	x0, x0, #0x98
  401828:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  40182c:	add	x2, x2, #0xac
  401830:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  401834:	add	x9, x9, #0xb1
  401838:	adrp	x10, 405000 <tigetstr@plt+0x3960>
  40183c:	add	x10, x10, #0xee
  401840:	ldr	x11, [x8]
  401844:	stur	x8, [x29, #-8]
  401848:	stur	x2, [x29, #-16]
  40184c:	stur	x9, [x29, #-24]
  401850:	stur	x10, [x29, #-32]
  401854:	str	x11, [sp, #40]
  401858:	bl	401640 <gettext@plt>
  40185c:	ldr	x8, [sp, #40]
  401860:	str	x0, [sp, #32]
  401864:	mov	x0, x8
  401868:	ldr	x1, [sp, #32]
  40186c:	ldur	x2, [x29, #-16]
  401870:	bl	401650 <fprintf@plt>
  401874:	ldur	x8, [x29, #-8]
  401878:	ldr	x9, [x8]
  40187c:	ldur	x10, [x29, #-24]
  401880:	mov	x0, x10
  401884:	str	x9, [sp, #24]
  401888:	bl	401640 <gettext@plt>
  40188c:	ldr	x8, [sp, #24]
  401890:	str	x0, [sp, #16]
  401894:	mov	x0, x8
  401898:	ldr	x1, [sp, #16]
  40189c:	bl	401650 <fprintf@plt>
  4018a0:	ldur	x8, [x29, #-8]
  4018a4:	ldr	x9, [x8]
  4018a8:	ldur	x10, [x29, #-32]
  4018ac:	mov	x0, x10
  4018b0:	str	x9, [sp, #8]
  4018b4:	bl	401640 <gettext@plt>
  4018b8:	ldr	x8, [sp, #8]
  4018bc:	str	x0, [sp]
  4018c0:	mov	x0, x8
  4018c4:	ldr	x1, [sp]
  4018c8:	bl	401650 <fprintf@plt>
  4018cc:	ldp	x29, x30, [sp, #80]
  4018d0:	add	sp, sp, #0x60
  4018d4:	ret
  4018d8:	stp	x29, x30, [sp, #-48]!
  4018dc:	stp	x28, x21, [sp, #16]
  4018e0:	stp	x20, x19, [sp, #32]
  4018e4:	mov	x29, sp
  4018e8:	sub	sp, sp, #0x7c0
  4018ec:	mov	x8, xzr
  4018f0:	mov	w9, #0x7                   	// #7
  4018f4:	adrp	x10, 404000 <tigetstr@plt+0x2960>
  4018f8:	add	x10, x10, #0xe38
  4018fc:	mov	x2, #0x260                 	// #608
  401900:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  401904:	add	x11, x11, #0x1f8
  401908:	mov	w12, #0x1                   	// #1
  40190c:	mov	w13, #0x6                   	// #6
  401910:	adrp	x14, 405000 <tigetstr@plt+0x3960>
  401914:	add	x14, x14, #0xed
  401918:	adrp	x15, 405000 <tigetstr@plt+0x3960>
  40191c:	add	x15, x15, #0x288
  401920:	adrp	x16, 405000 <tigetstr@plt+0x3960>
  401924:	add	x16, x16, #0x28f
  401928:	adrp	x17, 416000 <memcpy@GLIBC_2.17>
  40192c:	add	x17, x17, #0x2c0
  401930:	adrp	x18, 405000 <tigetstr@plt+0x3960>
  401934:	add	x18, x18, #0x2a1
  401938:	adrp	x3, 416000 <memcpy@GLIBC_2.17>
  40193c:	add	x3, x3, #0x230
  401940:	adrp	x4, 405000 <tigetstr@plt+0x3960>
  401944:	add	x4, x4, #0x2b2
  401948:	adrp	x5, 416000 <memcpy@GLIBC_2.17>
  40194c:	add	x5, x5, #0x238
  401950:	adrp	x6, 416000 <memcpy@GLIBC_2.17>
  401954:	add	x6, x6, #0x2b8
  401958:	adrp	x7, 416000 <memcpy@GLIBC_2.17>
  40195c:	add	x7, x7, #0x2a8
  401960:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401964:	add	x19, x19, #0x268
  401968:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  40196c:	add	x20, x20, #0x2b0
  401970:	adrp	x21, 415000 <tigetstr@plt+0x13960>
  401974:	ldr	x21, [x21, #3536]
  401978:	stur	x21, [x29, #-8]
  40197c:	add	x21, sp, #0x158
  401980:	str	wzr, [sp, #324]
  401984:	str	w0, [sp, #320]
  401988:	str	x1, [sp, #312]
  40198c:	str	x8, [sp, #336]
  401990:	str	w9, [sp, #268]
  401994:	mov	x0, x21
  401998:	mov	x1, x10
  40199c:	str	x8, [sp, #256]
  4019a0:	str	x11, [sp, #248]
  4019a4:	str	w12, [sp, #244]
  4019a8:	str	w13, [sp, #240]
  4019ac:	str	x14, [sp, #232]
  4019b0:	str	x15, [sp, #224]
  4019b4:	str	x16, [sp, #216]
  4019b8:	str	x17, [sp, #208]
  4019bc:	str	x18, [sp, #200]
  4019c0:	str	x3, [sp, #192]
  4019c4:	str	x4, [sp, #184]
  4019c8:	str	x5, [sp, #176]
  4019cc:	str	x6, [sp, #168]
  4019d0:	str	x7, [sp, #160]
  4019d4:	str	x19, [sp, #152]
  4019d8:	str	x20, [sp, #144]
  4019dc:	bl	401350 <memcpy@plt>
  4019e0:	bl	402158 <tigetstr@plt+0xab8>
  4019e4:	ldr	x8, [sp, #248]
  4019e8:	str	w0, [x8]
  4019ec:	ldr	w9, [sp, #244]
  4019f0:	str	w9, [sp, #292]
  4019f4:	str	wzr, [sp, #288]
  4019f8:	ldr	x10, [sp, #256]
  4019fc:	str	x10, [sp, #296]
  401a00:	ldr	w0, [sp, #240]
  401a04:	ldr	x1, [sp, #232]
  401a08:	bl	401680 <setlocale@plt>
  401a0c:	ldr	x8, [sp, #224]
  401a10:	mov	x0, x8
  401a14:	ldr	x1, [sp, #216]
  401a18:	bl	401450 <bindtextdomain@plt>
  401a1c:	ldr	x8, [sp, #224]
  401a20:	mov	x0, x8
  401a24:	bl	401510 <textdomain@plt>
  401a28:	ldr	x8, [sp, #208]
  401a2c:	ldr	x10, [x8]
  401a30:	mov	x0, x10
  401a34:	ldr	x1, [sp, #200]
  401a38:	bl	401530 <strcmp@plt>
  401a3c:	cbnz	w0, 401a50 <tigetstr@plt+0x3b0>
  401a40:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a44:	add	x8, x8, #0x2d0
  401a48:	mov	w9, #0x1                   	// #1
  401a4c:	str	w9, [x8]
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	bl	4015c0 <isatty@plt>
  401a58:	cbz	w0, 401a88 <tigetstr@plt+0x3e8>
  401a5c:	mov	w0, #0xe                   	// #14
  401a60:	bl	401410 <nl_langinfo@plt>
  401a64:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  401a68:	add	x1, x1, #0x2ac
  401a6c:	bl	401530 <strcmp@plt>
  401a70:	cbnz	w0, 401a88 <tigetstr@plt+0x3e8>
  401a74:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a78:	add	x8, x8, #0x200
  401a7c:	ldr	x9, [sp, #192]
  401a80:	str	x8, [x9]
  401a84:	b	401b14 <tigetstr@plt+0x474>
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	bl	4015c0 <isatty@plt>
  401a90:	cbz	w0, 401b08 <tigetstr@plt+0x468>
  401a94:	ldr	x0, [sp, #184]
  401a98:	bl	401610 <getenv@plt>
  401a9c:	str	x0, [sp, #280]
  401aa0:	cbz	x0, 401b08 <tigetstr@plt+0x468>
  401aa4:	ldr	x0, [sp, #280]
  401aa8:	bl	401360 <strlen@plt>
  401aac:	cmp	x0, #0x0
  401ab0:	cset	w8, ls  // ls = plast
  401ab4:	tbnz	w8, #0, 401b08 <tigetstr@plt+0x468>
  401ab8:	mov	x8, xzr
  401abc:	mov	x0, x8
  401ac0:	mov	w1, #0x1                   	// #1
  401ac4:	mov	x2, x8
  401ac8:	bl	401380 <setupterm@plt>
  401acc:	cbnz	w0, 401b08 <tigetstr@plt+0x468>
  401ad0:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  401ad4:	add	x0, x0, #0x2b7
  401ad8:	bl	4016a0 <tigetstr@plt>
  401adc:	cbz	x0, 401b08 <tigetstr@plt+0x468>
  401ae0:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  401ae4:	add	x0, x0, #0x2b7
  401ae8:	bl	4016a0 <tigetstr@plt>
  401aec:	mov	x8, #0xffffffffffffffff    	// #-1
  401af0:	cmp	x0, x8
  401af4:	b.eq	401b08 <tigetstr@plt+0x468>  // b.none
  401af8:	ldr	x8, [sp, #176]
  401afc:	ldr	x9, [sp, #192]
  401b00:	str	x8, [x9]
  401b04:	b	401b14 <tigetstr@plt+0x474>
  401b08:	ldr	x8, [sp, #176]
  401b0c:	ldr	x9, [sp, #192]
  401b10:	str	x8, [x9]
  401b14:	ldr	w0, [sp, #320]
  401b18:	ldr	x1, [sp, #312]
  401b1c:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  401b20:	add	x2, x2, #0x2bc
  401b24:	add	x3, sp, #0x158
  401b28:	mov	x8, xzr
  401b2c:	mov	x4, x8
  401b30:	bl	401520 <getopt_long@plt>
  401b34:	str	w0, [sp, #276]
  401b38:	mov	w9, #0xffffffff            	// #-1
  401b3c:	cmp	w0, w9
  401b40:	b.eq	401e38 <tigetstr@plt+0x798>  // b.none
  401b44:	ldr	w8, [sp, #276]
  401b48:	subs	w8, w8, #0x41
  401b4c:	mov	w9, w8
  401b50:	ubfx	x9, x9, #0, #32
  401b54:	cmp	x9, #0x34
  401b58:	str	x9, [sp, #136]
  401b5c:	b.hi	401e30 <tigetstr@plt+0x790>  // b.pmore
  401b60:	adrp	x8, 404000 <tigetstr@plt+0x2960>
  401b64:	add	x8, x8, #0xd60
  401b68:	ldr	x11, [sp, #136]
  401b6c:	ldrsw	x10, [x8, x11, lsl #2]
  401b70:	add	x9, x8, x10
  401b74:	br	x9
  401b78:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401b7c:	add	x8, x8, #0x2d4
  401b80:	mov	w9, #0x1                   	// #1
  401b84:	str	w9, [x8]
  401b88:	b	401e34 <tigetstr@plt+0x794>
  401b8c:	ldr	x8, [sp, #176]
  401b90:	ldr	x9, [sp, #192]
  401b94:	str	x8, [x9]
  401b98:	b	401e34 <tigetstr@plt+0x794>
  401b9c:	ldr	x8, [sp, #152]
  401ba0:	str	wzr, [x8]
  401ba4:	b	401e34 <tigetstr@plt+0x794>
  401ba8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bac:	add	x8, x8, #0x270
  401bb0:	ldr	x9, [sp, #192]
  401bb4:	str	x8, [x9]
  401bb8:	b	401e34 <tigetstr@plt+0x794>
  401bbc:	ldr	w8, [sp, #288]
  401bc0:	cbz	w8, 401bc8 <tigetstr@plt+0x528>
  401bc4:	bl	402250 <tigetstr@plt+0xbb0>
  401bc8:	ldr	x0, [sp, #184]
  401bcc:	bl	401610 <getenv@plt>
  401bd0:	cbz	x0, 401c04 <tigetstr@plt+0x564>
  401bd4:	ldr	x0, [sp, #184]
  401bd8:	bl	401610 <getenv@plt>
  401bdc:	add	x8, sp, #0x3b8
  401be0:	str	x0, [sp, #128]
  401be4:	mov	x0, x8
  401be8:	ldr	x1, [sp, #128]
  401bec:	bl	401480 <tgetent@plt>
  401bf0:	cmp	w0, #0x0
  401bf4:	cset	w9, le
  401bf8:	tbnz	w9, #0, 401c04 <tigetstr@plt+0x564>
  401bfc:	bl	401400 <getpid@plt>
  401c00:	str	w0, [sp, #288]
  401c04:	b	401e34 <tigetstr@plt+0x794>
  401c08:	ldr	w8, [sp, #288]
  401c0c:	cbz	w8, 401c14 <tigetstr@plt+0x574>
  401c10:	bl	402250 <tigetstr@plt+0xbb0>
  401c14:	ldr	x0, [sp, #184]
  401c18:	bl	401610 <getenv@plt>
  401c1c:	cbnz	x0, 401c5c <tigetstr@plt+0x5bc>
  401c20:	ldr	x8, [sp, #160]
  401c24:	ldr	x0, [x8]
  401c28:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  401c2c:	add	x9, x9, #0x2d1
  401c30:	str	x0, [sp, #120]
  401c34:	mov	x0, x9
  401c38:	bl	401640 <gettext@plt>
  401c3c:	ldr	x8, [sp, #120]
  401c40:	str	x0, [sp, #112]
  401c44:	mov	x0, x8
  401c48:	ldr	x1, [sp, #112]
  401c4c:	bl	401650 <fprintf@plt>
  401c50:	mov	w10, #0x1                   	// #1
  401c54:	str	w10, [sp, #324]
  401c58:	b	402120 <tigetstr@plt+0xa80>
  401c5c:	ldr	x0, [sp, #184]
  401c60:	bl	401610 <getenv@plt>
  401c64:	add	x8, sp, #0x3b8
  401c68:	str	x0, [sp, #104]
  401c6c:	mov	x0, x8
  401c70:	ldr	x1, [sp, #104]
  401c74:	bl	401480 <tgetent@plt>
  401c78:	cmp	w0, #0x0
  401c7c:	cset	w9, gt
  401c80:	tbnz	w9, #0, 401cc0 <tigetstr@plt+0x620>
  401c84:	ldr	x8, [sp, #160]
  401c88:	ldr	x0, [x8]
  401c8c:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  401c90:	add	x9, x9, #0x2e2
  401c94:	str	x0, [sp, #96]
  401c98:	mov	x0, x9
  401c9c:	bl	401640 <gettext@plt>
  401ca0:	ldr	x8, [sp, #96]
  401ca4:	str	x0, [sp, #88]
  401ca8:	mov	x0, x8
  401cac:	ldr	x1, [sp, #88]
  401cb0:	bl	401650 <fprintf@plt>
  401cb4:	mov	w10, #0x1                   	// #1
  401cb8:	str	w10, [sp, #324]
  401cbc:	b	402120 <tigetstr@plt+0xa80>
  401cc0:	ldr	x8, [sp, #144]
  401cc4:	ldr	x0, [x8]
  401cc8:	bl	4013f0 <atoi@plt>
  401ccc:	str	w0, [sp, #288]
  401cd0:	cbnz	w0, 401cd8 <tigetstr@plt+0x638>
  401cd4:	bl	402250 <tigetstr@plt+0xbb0>
  401cd8:	b	401e34 <tigetstr@plt+0x794>
  401cdc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ce0:	add	x8, x8, #0x2a0
  401ce4:	str	wzr, [x8]
  401ce8:	b	401e34 <tigetstr@plt+0x794>
  401cec:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401cf0:	add	x8, x8, #0x2d8
  401cf4:	mov	w9, #0x1                   	// #1
  401cf8:	str	w9, [x8]
  401cfc:	b	401e34 <tigetstr@plt+0x794>
  401d00:	ldr	x8, [sp, #144]
  401d04:	ldr	x0, [x8]
  401d08:	bl	4022dc <tigetstr@plt+0xc3c>
  401d0c:	str	w0, [sp, #268]
  401d10:	ldr	w9, [sp, #268]
  401d14:	cmp	w9, #0x7
  401d18:	b.ne	401d20 <tigetstr@plt+0x680>  // b.any
  401d1c:	bl	402250 <tigetstr@plt+0xbb0>
  401d20:	ldr	w0, [sp, #268]
  401d24:	bl	402358 <tigetstr@plt+0xcb8>
  401d28:	cbz	w0, 401d70 <tigetstr@plt+0x6d0>
  401d2c:	ldr	x8, [sp, #160]
  401d30:	ldr	x0, [x8]
  401d34:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  401d38:	add	x9, x9, #0x303
  401d3c:	str	x0, [sp, #80]
  401d40:	mov	x0, x9
  401d44:	bl	401640 <gettext@plt>
  401d48:	ldr	x8, [sp, #144]
  401d4c:	ldr	x2, [x8]
  401d50:	ldr	x9, [sp, #80]
  401d54:	str	x0, [sp, #72]
  401d58:	mov	x0, x9
  401d5c:	ldr	x1, [sp, #72]
  401d60:	bl	401650 <fprintf@plt>
  401d64:	mov	w10, #0x1                   	// #1
  401d68:	str	w10, [sp, #324]
  401d6c:	b	402120 <tigetstr@plt+0xa80>
  401d70:	b	401e34 <tigetstr@plt+0x794>
  401d74:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d78:	add	x8, x8, #0x2dc
  401d7c:	mov	w9, #0x1                   	// #1
  401d80:	str	w9, [x8]
  401d84:	ldr	x8, [sp, #152]
  401d88:	str	wzr, [x8]
  401d8c:	b	401e34 <tigetstr@plt+0x794>
  401d90:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d94:	add	x8, x8, #0x2e0
  401d98:	mov	w9, #0x1                   	// #1
  401d9c:	str	w9, [x8]
  401da0:	ldr	x8, [sp, #152]
  401da4:	str	wzr, [x8]
  401da8:	b	401e34 <tigetstr@plt+0x794>
  401dac:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401db0:	add	x8, x8, #0x2e4
  401db4:	mov	w9, #0x1                   	// #1
  401db8:	str	w9, [x8]
  401dbc:	b	401e34 <tigetstr@plt+0x794>
  401dc0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401dc4:	add	x8, x8, #0x2e8
  401dc8:	mov	w9, #0x1                   	// #1
  401dcc:	str	w9, [x8]
  401dd0:	b	401e34 <tigetstr@plt+0x794>
  401dd4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401dd8:	add	x8, x8, #0x2ec
  401ddc:	mov	w9, #0x1                   	// #1
  401de0:	str	w9, [x8]
  401de4:	b	401e34 <tigetstr@plt+0x794>
  401de8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401dec:	add	x8, x8, #0x2f0
  401df0:	mov	w9, #0x1                   	// #1
  401df4:	str	w9, [x8]
  401df8:	b	401e34 <tigetstr@plt+0x794>
  401dfc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401e00:	add	x8, x8, #0x2f4
  401e04:	mov	w9, #0x1                   	// #1
  401e08:	str	w9, [x8]
  401e0c:	b	401e34 <tigetstr@plt+0x794>
  401e10:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401e14:	add	x8, x8, #0x200
  401e18:	ldr	x9, [sp, #192]
  401e1c:	str	x8, [x9]
  401e20:	b	401e34 <tigetstr@plt+0x794>
  401e24:	bl	40180c <tigetstr@plt+0x16c>
  401e28:	str	wzr, [sp, #324]
  401e2c:	b	402120 <tigetstr@plt+0xa80>
  401e30:	bl	402250 <tigetstr@plt+0xbb0>
  401e34:	b	401b14 <tigetstr@plt+0x474>
  401e38:	ldr	x8, [sp, #168]
  401e3c:	ldr	w9, [x8]
  401e40:	ldr	w10, [sp, #320]
  401e44:	subs	w10, w10, #0x1
  401e48:	cmp	w9, w10
  401e4c:	b.ne	401f80 <tigetstr@plt+0x8e0>  // b.any
  401e50:	bl	401550 <__ctype_b_loc@plt>
  401e54:	ldr	x8, [x0]
  401e58:	ldr	x9, [sp, #312]
  401e5c:	ldr	x10, [sp, #168]
  401e60:	ldrsw	x11, [x10]
  401e64:	mov	x12, #0x8                   	// #8
  401e68:	mul	x11, x12, x11
  401e6c:	add	x9, x9, x11
  401e70:	ldr	x9, [x9]
  401e74:	ldrb	w13, [x9]
  401e78:	ldrh	w13, [x8, w13, sxtw #1]
  401e7c:	and	w13, w13, #0x800
  401e80:	cbz	w13, 401ee0 <tigetstr@plt+0x840>
  401e84:	ldr	x8, [sp, #312]
  401e88:	ldr	x9, [sp, #168]
  401e8c:	ldrsw	x10, [x9]
  401e90:	mov	w11, w10
  401e94:	mov	w12, #0x1                   	// #1
  401e98:	add	w11, w11, #0x1
  401e9c:	str	w11, [x9]
  401ea0:	mov	x13, #0x8                   	// #8
  401ea4:	mul	x10, x13, x10
  401ea8:	add	x8, x8, x10
  401eac:	ldr	x0, [x8]
  401eb0:	add	x1, sp, #0x148
  401eb4:	mov	w2, #0xa                   	// #10
  401eb8:	str	w12, [sp, #68]
  401ebc:	bl	401560 <strtol@plt>
  401ec0:	str	w0, [sp, #292]
  401ec4:	ldr	w11, [sp, #68]
  401ec8:	str	w11, [sp, #272]
  401ecc:	ldr	x8, [sp, #328]
  401ed0:	ldrb	w12, [x8]
  401ed4:	cbz	w12, 401edc <tigetstr@plt+0x83c>
  401ed8:	bl	402250 <tigetstr@plt+0xbb0>
  401edc:	b	401f80 <tigetstr@plt+0x8e0>
  401ee0:	ldr	x8, [sp, #312]
  401ee4:	ldr	x9, [sp, #168]
  401ee8:	ldrsw	x10, [x9]
  401eec:	mov	w11, w10
  401ef0:	add	w11, w11, #0x1
  401ef4:	str	w11, [x9]
  401ef8:	mov	x12, #0x8                   	// #8
  401efc:	mul	x10, x12, x10
  401f00:	add	x8, x8, x10
  401f04:	ldr	x0, [x8]
  401f08:	bl	401470 <getpwnam@plt>
  401f0c:	str	x0, [sp, #296]
  401f10:	cbnz	x0, 401f80 <tigetstr@plt+0x8e0>
  401f14:	ldr	x8, [sp, #160]
  401f18:	ldr	x0, [x8]
  401f1c:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  401f20:	add	x9, x9, #0x32f
  401f24:	str	x0, [sp, #56]
  401f28:	mov	x0, x9
  401f2c:	bl	401640 <gettext@plt>
  401f30:	ldr	x8, [sp, #312]
  401f34:	ldr	x9, [sp, #168]
  401f38:	ldr	w10, [x9]
  401f3c:	mov	w11, #0x1                   	// #1
  401f40:	subs	w10, w10, #0x1
  401f44:	mov	w1, w10
  401f48:	sxtw	x12, w1
  401f4c:	mov	x13, #0x8                   	// #8
  401f50:	mul	x12, x13, x12
  401f54:	add	x8, x8, x12
  401f58:	ldr	x2, [x8]
  401f5c:	ldr	x8, [sp, #56]
  401f60:	str	x0, [sp, #48]
  401f64:	mov	x0, x8
  401f68:	ldr	x1, [sp, #48]
  401f6c:	str	w11, [sp, #44]
  401f70:	bl	401650 <fprintf@plt>
  401f74:	ldr	w10, [sp, #44]
  401f78:	str	w10, [sp, #324]
  401f7c:	b	402120 <tigetstr@plt+0xa80>
  401f80:	ldr	x8, [sp, #168]
  401f84:	ldr	w9, [x8]
  401f88:	ldr	w10, [sp, #320]
  401f8c:	cmp	w9, w10
  401f90:	b.eq	401f98 <tigetstr@plt+0x8f8>  // b.none
  401f94:	bl	402250 <tigetstr@plt+0xbb0>
  401f98:	bl	402410 <tigetstr@plt+0xd70>
  401f9c:	ldr	w0, [sp, #288]
  401fa0:	bl	402a00 <tigetstr@plt+0x1360>
  401fa4:	str	x0, [sp, #304]
  401fa8:	ldr	x8, [sp, #304]
  401fac:	cbz	x8, 401fd0 <tigetstr@plt+0x930>
  401fb0:	ldr	x8, [sp, #304]
  401fb4:	ldrb	w9, [x8, #160]
  401fb8:	orr	w9, w9, #0x1
  401fbc:	strb	w9, [x8, #160]
  401fc0:	ldr	x8, [sp, #304]
  401fc4:	ldr	x8, [x8, #176]
  401fc8:	str	x8, [sp, #304]
  401fcc:	b	401fa8 <tigetstr@plt+0x908>
  401fd0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401fd4:	add	x8, x8, #0x2e4
  401fd8:	ldr	w9, [x8]
  401fdc:	cbz	w9, 402000 <tigetstr@plt+0x960>
  401fe0:	ldr	w8, [sp, #272]
  401fe4:	cmp	w8, #0x1
  401fe8:	b.ne	402000 <tigetstr@plt+0x960>  // b.any
  401fec:	ldr	w0, [sp, #292]
  401ff0:	bl	402a00 <tigetstr@plt+0x1360>
  401ff4:	bl	402a64 <tigetstr@plt+0x13c4>
  401ff8:	mov	w8, #0x1                   	// #1
  401ffc:	str	w8, [sp, #292]
  402000:	ldr	w8, [sp, #268]
  402004:	cmp	w8, #0x7
  402008:	b.eq	40202c <tigetstr@plt+0x98c>  // b.none
  40200c:	ldr	w1, [sp, #268]
  402010:	mov	x8, xzr
  402014:	mov	x0, x8
  402018:	add	x2, sp, #0x150
  40201c:	bl	402ad0 <tigetstr@plt+0x1430>
  402020:	ldr	x0, [sp, #336]
  402024:	bl	402ba4 <tigetstr@plt+0x1504>
  402028:	b	4020c4 <tigetstr@plt+0xa24>
  40202c:	ldr	x8, [sp, #296]
  402030:	cbnz	x8, 402064 <tigetstr@plt+0x9c4>
  402034:	ldr	w0, [sp, #292]
  402038:	bl	402a00 <tigetstr@plt+0x1360>
  40203c:	mov	w8, wzr
  402040:	mov	w1, w8
  402044:	mov	w9, #0x1                   	// #1
  402048:	mov	w2, w9
  40204c:	mov	w3, w9
  402050:	mov	w4, w9
  402054:	mov	w5, w8
  402058:	mov	w6, w8
  40205c:	bl	402c84 <tigetstr@plt+0x15e4>
  402060:	b	4020c4 <tigetstr@plt+0xa24>
  402064:	mov	w0, #0x1                   	// #1
  402068:	bl	402a00 <tigetstr@plt+0x1360>
  40206c:	ldr	x8, [sp, #296]
  402070:	ldr	w1, [x8, #16]
  402074:	bl	403758 <tigetstr@plt+0x20b8>
  402078:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40207c:	add	x8, x8, #0x2f8
  402080:	ldr	w9, [x8]
  402084:	cbnz	w9, 4020c4 <tigetstr@plt+0xa24>
  402088:	ldr	x8, [sp, #160]
  40208c:	ldr	x0, [x8]
  402090:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  402094:	add	x9, x9, #0x346
  402098:	str	x0, [sp, #32]
  40209c:	mov	x0, x9
  4020a0:	bl	401640 <gettext@plt>
  4020a4:	ldr	x8, [sp, #32]
  4020a8:	str	x0, [sp, #24]
  4020ac:	mov	x0, x8
  4020b0:	ldr	x1, [sp, #24]
  4020b4:	bl	401650 <fprintf@plt>
  4020b8:	mov	w10, #0x1                   	// #1
  4020bc:	str	w10, [sp, #324]
  4020c0:	b	402120 <tigetstr@plt+0xa80>
  4020c4:	bl	404b8c <tigetstr@plt+0x34ec>
  4020c8:	bl	404c0c <tigetstr@plt+0x356c>
  4020cc:	add	x0, sp, #0x150
  4020d0:	bl	403824 <tigetstr@plt+0x2184>
  4020d4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4020d8:	add	x8, x8, #0x2d0
  4020dc:	ldr	w9, [x8]
  4020e0:	cmp	w9, #0x1
  4020e4:	b.ne	40211c <tigetstr@plt+0xa7c>  // b.any
  4020e8:	ldr	x8, [sp, #160]
  4020ec:	ldr	x0, [x8]
  4020f0:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  4020f4:	add	x9, x9, #0x35b
  4020f8:	str	x0, [sp, #16]
  4020fc:	mov	x0, x9
  402100:	bl	401640 <gettext@plt>
  402104:	ldr	x8, [sp, #16]
  402108:	str	x0, [sp, #8]
  40210c:	mov	x0, x8
  402110:	ldr	x1, [sp, #8]
  402114:	bl	401650 <fprintf@plt>
  402118:	bl	401590 <getchar@plt>
  40211c:	str	wzr, [sp, #324]
  402120:	ldr	w0, [sp, #324]
  402124:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402128:	ldr	x8, [x8, #3536]
  40212c:	ldur	x9, [x29, #-8]
  402130:	cmp	x8, x9
  402134:	str	w0, [sp, #4]
  402138:	b.ne	402154 <tigetstr@plt+0xab4>  // b.any
  40213c:	ldr	w0, [sp, #4]
  402140:	add	sp, sp, #0x7c0
  402144:	ldp	x20, x19, [sp, #32]
  402148:	ldp	x28, x21, [sp, #16]
  40214c:	ldp	x29, x30, [sp], #48
  402150:	ret
  402154:	bl	4014c0 <__stack_chk_fail@plt>
  402158:	sub	sp, sp, #0x50
  40215c:	stp	x29, x30, [sp, #64]
  402160:	add	x29, sp, #0x40
  402164:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  402168:	add	x0, x0, #0x38e
  40216c:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402170:	ldr	x8, [x8, #3536]
  402174:	stur	x8, [x29, #-8]
  402178:	bl	401610 <getenv@plt>
  40217c:	str	x0, [sp, #24]
  402180:	ldr	x8, [sp, #24]
  402184:	cbz	x8, 4021e4 <tigetstr@plt+0xb44>
  402188:	ldr	x8, [sp, #24]
  40218c:	ldrb	w9, [x8]
  402190:	cbz	w9, 4021e4 <tigetstr@plt+0xb44>
  402194:	ldr	x0, [sp, #24]
  402198:	sub	x1, x29, #0x10
  40219c:	mov	w8, wzr
  4021a0:	mov	w2, w8
  4021a4:	bl	401560 <strtol@plt>
  4021a8:	str	x0, [sp, #16]
  4021ac:	ldur	x9, [x29, #-16]
  4021b0:	ldrb	w8, [x9]
  4021b4:	cbnz	w8, 4021e4 <tigetstr@plt+0xb44>
  4021b8:	ldr	x8, [sp, #16]
  4021bc:	cmp	x8, #0x0
  4021c0:	cset	w9, le
  4021c4:	tbnz	w9, #0, 4021e4 <tigetstr@plt+0xb44>
  4021c8:	ldr	x8, [sp, #16]
  4021cc:	mov	x9, #0x7fffffff            	// #2147483647
  4021d0:	cmp	x8, x9
  4021d4:	b.ge	4021e4 <tigetstr@plt+0xb44>  // b.tcont
  4021d8:	ldr	x8, [sp, #16]
  4021dc:	stur	w8, [x29, #-28]
  4021e0:	b	402220 <tigetstr@plt+0xb80>
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	mov	x1, #0x5413                	// #21523
  4021ec:	sub	x2, x29, #0x18
  4021f0:	bl	401670 <ioctl@plt>
  4021f4:	cmp	w0, #0x0
  4021f8:	cset	w8, lt  // lt = tstop
  4021fc:	tbnz	w8, #0, 402218 <tigetstr@plt+0xb78>
  402200:	sub	x8, x29, #0x18
  402204:	ldrh	w9, [x8, #2]
  402208:	cbz	w9, 402218 <tigetstr@plt+0xb78>
  40220c:	ldurh	w8, [x29, #-22]
  402210:	stur	w8, [x29, #-28]
  402214:	b	402220 <tigetstr@plt+0xb80>
  402218:	mov	w8, #0x84                  	// #132
  40221c:	stur	w8, [x29, #-28]
  402220:	ldur	w0, [x29, #-28]
  402224:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402228:	ldr	x8, [x8, #3536]
  40222c:	ldur	x9, [x29, #-8]
  402230:	cmp	x8, x9
  402234:	str	w0, [sp, #12]
  402238:	b.ne	40224c <tigetstr@plt+0xbac>  // b.any
  40223c:	ldr	w0, [sp, #12]
  402240:	ldp	x29, x30, [sp, #64]
  402244:	add	sp, sp, #0x50
  402248:	ret
  40224c:	bl	4014c0 <__stack_chk_fail@plt>
  402250:	sub	sp, sp, #0x50
  402254:	stp	x29, x30, [sp, #64]
  402258:	add	x29, sp, #0x40
  40225c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402260:	add	x8, x8, #0x2a8
  402264:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  402268:	add	x0, x0, #0x405
  40226c:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  402270:	add	x9, x9, #0x8bf
  402274:	mov	w10, #0x1                   	// #1
  402278:	ldr	x11, [x8]
  40227c:	stur	x8, [x29, #-8]
  402280:	stur	x9, [x29, #-16]
  402284:	stur	w10, [x29, #-20]
  402288:	str	x11, [sp, #32]
  40228c:	bl	401640 <gettext@plt>
  402290:	ldr	x8, [sp, #32]
  402294:	str	x0, [sp, #24]
  402298:	mov	x0, x8
  40229c:	ldr	x1, [sp, #24]
  4022a0:	bl	401650 <fprintf@plt>
  4022a4:	ldur	x8, [x29, #-8]
  4022a8:	ldr	x9, [x8]
  4022ac:	ldur	x11, [x29, #-16]
  4022b0:	mov	x0, x11
  4022b4:	str	x9, [sp, #16]
  4022b8:	bl	401640 <gettext@plt>
  4022bc:	ldr	x8, [sp, #16]
  4022c0:	str	x0, [sp, #8]
  4022c4:	mov	x0, x8
  4022c8:	ldr	x1, [sp, #8]
  4022cc:	bl	401650 <fprintf@plt>
  4022d0:	ldur	w10, [x29, #-20]
  4022d4:	mov	w0, w10
  4022d8:	bl	401370 <exit@plt>
  4022dc:	sub	sp, sp, #0x30
  4022e0:	stp	x29, x30, [sp, #32]
  4022e4:	add	x29, sp, #0x20
  4022e8:	str	x0, [sp, #16]
  4022ec:	str	wzr, [sp, #12]
  4022f0:	ldr	w8, [sp, #12]
  4022f4:	cmp	w8, #0x7
  4022f8:	b.ge	402340 <tigetstr@plt+0xca0>  // b.tcont
  4022fc:	ldrsw	x8, [sp, #12]
  402300:	mov	x9, #0x8                   	// #8
  402304:	mul	x8, x9, x8
  402308:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  40230c:	add	x9, x9, #0x1c0
  402310:	add	x8, x9, x8
  402314:	ldr	x0, [x8]
  402318:	ldr	x1, [sp, #16]
  40231c:	bl	401530 <strcmp@plt>
  402320:	cbnz	w0, 402330 <tigetstr@plt+0xc90>
  402324:	ldr	w8, [sp, #12]
  402328:	stur	w8, [x29, #-4]
  40232c:	b	402348 <tigetstr@plt+0xca8>
  402330:	ldr	w8, [sp, #12]
  402334:	add	w8, w8, #0x1
  402338:	str	w8, [sp, #12]
  40233c:	b	4022f0 <tigetstr@plt+0xc50>
  402340:	mov	w8, #0x7                   	// #7
  402344:	stur	w8, [x29, #-4]
  402348:	ldur	w0, [x29, #-4]
  40234c:	ldp	x29, x30, [sp, #32]
  402350:	add	sp, sp, #0x30
  402354:	ret
  402358:	sub	sp, sp, #0x120
  40235c:	stp	x29, x30, [sp, #256]
  402360:	str	x28, [sp, #272]
  402364:	add	x29, sp, #0x100
  402368:	mov	x1, #0x32                  	// #50
  40236c:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  402370:	add	x2, x2, #0x92b
  402374:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402378:	ldr	x8, [x8, #3536]
  40237c:	stur	x8, [x29, #-8]
  402380:	sub	x8, x29, #0x3a
  402384:	add	x9, sp, #0x40
  402388:	str	w0, [sp, #60]
  40238c:	str	x1, [sp, #48]
  402390:	str	x2, [sp, #40]
  402394:	str	x8, [sp, #32]
  402398:	str	x9, [sp, #24]
  40239c:	bl	401400 <getpid@plt>
  4023a0:	ldr	w10, [sp, #60]
  4023a4:	str	w0, [sp, #20]
  4023a8:	mov	w0, w10
  4023ac:	bl	4017bc <tigetstr@plt+0x11c>
  4023b0:	ldr	x8, [sp, #32]
  4023b4:	str	x0, [sp, #8]
  4023b8:	mov	x0, x8
  4023bc:	ldr	x1, [sp, #48]
  4023c0:	ldr	x2, [sp, #40]
  4023c4:	ldr	w3, [sp, #20]
  4023c8:	ldr	x4, [sp, #8]
  4023cc:	bl	4013d0 <snprintf@plt>
  4023d0:	ldr	x8, [sp, #32]
  4023d4:	mov	x0, x8
  4023d8:	ldr	x1, [sp, #24]
  4023dc:	bl	404d28 <tigetstr@plt+0x3688>
  4023e0:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  4023e4:	ldr	x8, [x8, #3536]
  4023e8:	ldur	x9, [x29, #-8]
  4023ec:	cmp	x8, x9
  4023f0:	str	w0, [sp, #4]
  4023f4:	b.ne	40240c <tigetstr@plt+0xd6c>  // b.any
  4023f8:	ldr	w0, [sp, #4]
  4023fc:	ldr	x28, [sp, #272]
  402400:	ldp	x29, x30, [sp, #256]
  402404:	add	sp, sp, #0x120
  402408:	ret
  40240c:	bl	4014c0 <__stack_chk_fail@plt>
  402410:	stp	x29, x30, [sp, #-32]!
  402414:	str	x28, [sp, #16]
  402418:	mov	x29, sp
  40241c:	sub	sp, sp, #0x2, lsl #12
  402420:	sub	sp, sp, #0x170
  402424:	mov	x8, xzr
  402428:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  40242c:	add	x9, x9, #0x2a0
  402430:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  402434:	add	x10, x10, #0x2d4
  402438:	adrp	x11, 405000 <tigetstr@plt+0x3960>
  40243c:	add	x11, x11, #0x941
  402440:	adrp	x12, 415000 <tigetstr@plt+0x13960>
  402444:	ldr	x12, [x12, #3536]
  402448:	stur	x12, [x29, #-8]
  40244c:	str	x8, [sp, #120]
  402450:	ldr	w13, [x9]
  402454:	str	x10, [sp, #72]
  402458:	str	x11, [sp, #64]
  40245c:	cbz	w13, 402480 <tigetstr@plt+0xde0>
  402460:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402464:	add	x8, x8, #0x1f8
  402468:	ldr	w9, [x8]
  40246c:	add	w9, w9, #0x1
  402470:	mov	w0, w9
  402474:	sxtw	x8, w0
  402478:	str	x8, [sp, #152]
  40247c:	b	402488 <tigetstr@plt+0xde8>
  402480:	mov	x8, #0x2001                	// #8193
  402484:	str	x8, [sp, #152]
  402488:	ldr	x8, [sp, #72]
  40248c:	ldr	w9, [x8]
  402490:	cbnz	w9, 4024a0 <tigetstr@plt+0xe00>
  402494:	mov	x8, xzr
  402498:	str	x8, [sp, #160]
  40249c:	b	4024c4 <tigetstr@plt+0xe24>
  4024a0:	ldr	x0, [sp, #152]
  4024a4:	bl	401430 <malloc@plt>
  4024a8:	str	x0, [sp, #160]
  4024ac:	cbnz	x0, 4024c4 <tigetstr@plt+0xe24>
  4024b0:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4024b4:	add	x0, x0, #0x93a
  4024b8:	bl	401390 <perror@plt>
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	bl	401370 <exit@plt>
  4024c4:	ldr	x0, [sp, #64]
  4024c8:	bl	4013c0 <opendir@plt>
  4024cc:	str	x0, [sp, #200]
  4024d0:	cbnz	x0, 4024e4 <tigetstr@plt+0xe44>
  4024d4:	ldr	x0, [sp, #64]
  4024d8:	bl	401390 <perror@plt>
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	401370 <exit@plt>
  4024e4:	mov	w8, #0x1                   	// #1
  4024e8:	str	w8, [sp, #128]
  4024ec:	ldr	x0, [sp, #200]
  4024f0:	bl	401490 <readdir@plt>
  4024f4:	str	x0, [sp, #192]
  4024f8:	cbz	x0, 402960 <tigetstr@plt+0x12c0>
  4024fc:	ldr	x8, [sp, #192]
  402500:	add	x0, x8, #0x13
  402504:	add	x1, sp, #0xd8
  402508:	mov	w2, #0xa                   	// #10
  40250c:	bl	401560 <strtol@plt>
  402510:	str	w0, [sp, #140]
  402514:	ldr	x8, [sp, #216]
  402518:	ldr	x9, [sp, #192]
  40251c:	add	x9, x9, #0x13
  402520:	cmp	x8, x9
  402524:	b.eq	40295c <tigetstr@plt+0x12bc>  // b.none
  402528:	ldr	x8, [sp, #216]
  40252c:	ldrb	w9, [x8]
  402530:	cbnz	w9, 40295c <tigetstr@plt+0x12bc>
  402534:	ldr	x8, [sp, #192]
  402538:	add	x0, x8, #0x13
  40253c:	bl	401360 <strlen@plt>
  402540:	add	x8, x0, #0x5
  402544:	add	x0, x8, #0xa
  402548:	bl	401430 <malloc@plt>
  40254c:	str	x0, [sp, #176]
  402550:	cbnz	x0, 40255c <tigetstr@plt+0xebc>
  402554:	mov	w0, #0x2                   	// #2
  402558:	bl	401370 <exit@plt>
  40255c:	ldr	x0, [sp, #176]
  402560:	ldr	w3, [sp, #140]
  402564:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  402568:	add	x1, x1, #0x947
  40256c:	ldr	x2, [sp, #64]
  402570:	bl	4013b0 <sprintf@plt>
  402574:	ldr	x8, [sp, #176]
  402578:	mov	x0, x8
  40257c:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  402580:	add	x1, x1, #0x388
  402584:	bl	401420 <fopen@plt>
  402588:	str	x0, [sp, #184]
  40258c:	cbz	x0, 402954 <tigetstr@plt+0x12b4>
  402590:	str	wzr, [sp, #128]
  402594:	ldr	x0, [sp, #176]
  402598:	ldr	w3, [sp, #140]
  40259c:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  4025a0:	add	x1, x1, #0x952
  4025a4:	ldr	x2, [sp, #64]
  4025a8:	bl	4013b0 <sprintf@plt>
  4025ac:	ldr	x8, [sp, #176]
  4025b0:	mov	x0, x8
  4025b4:	sub	x1, x29, #0x88
  4025b8:	bl	404d28 <tigetstr@plt+0x3688>
  4025bc:	cmp	w0, #0x0
  4025c0:	cset	w9, ge  // ge = tcont
  4025c4:	tbnz	w9, #0, 4025d8 <tigetstr@plt+0xf38>
  4025c8:	ldr	x0, [sp, #176]
  4025cc:	bl	401390 <perror@plt>
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	bl	401370 <exit@plt>
  4025d8:	ldr	x3, [sp, #184]
  4025dc:	add	x0, sp, #0xe7
  4025e0:	mov	x1, #0x1                   	// #1
  4025e4:	mov	x2, #0x2000                	// #8192
  4025e8:	bl	401570 <fread@plt>
  4025ec:	str	w0, [sp, #132]
  4025f0:	ldr	x0, [sp, #184]
  4025f4:	bl	401690 <ferror@plt>
  4025f8:	cbnz	w0, 40294c <tigetstr@plt+0x12ac>
  4025fc:	ldrsw	x8, [sp, #132]
  402600:	add	x9, sp, #0xe7
  402604:	add	x8, x9, x8
  402608:	mov	w10, #0x0                   	// #0
  40260c:	strb	w10, [x8]
  402610:	mov	x0, x9
  402614:	mov	w1, #0x28                  	// #40
  402618:	bl	4015a0 <strchr@plt>
  40261c:	str	x0, [sp, #168]
  402620:	cbz	x0, 40294c <tigetstr@plt+0x12ac>
  402624:	ldr	x0, [sp, #168]
  402628:	mov	w1, #0x29                  	// #41
  40262c:	bl	4014e0 <strrchr@plt>
  402630:	str	x0, [sp, #144]
  402634:	cbz	x0, 40294c <tigetstr@plt+0x12ac>
  402638:	ldr	x8, [sp, #168]
  40263c:	add	x8, x8, #0x1
  402640:	str	x8, [sp, #168]
  402644:	ldr	x8, [sp, #144]
  402648:	mov	w9, #0x0                   	// #0
  40264c:	strb	w9, [x8]
  402650:	ldr	x8, [sp, #144]
  402654:	add	x0, x8, #0x2
  402658:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  40265c:	add	x1, x1, #0x958
  402660:	add	x2, sp, #0xd4
  402664:	add	x3, sp, #0xd0
  402668:	bl	4015e0 <__isoc99_sscanf@plt>
  40266c:	cmp	w0, #0x2
  402670:	b.ne	40294c <tigetstr@plt+0x12ac>  // b.any
  402674:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402678:	add	x8, x8, #0x2f0
  40267c:	ldr	w9, [x8]
  402680:	cbnz	w9, 4027e8 <tigetstr@plt+0x1148>
  402684:	ldr	x0, [sp, #176]
  402688:	bl	401360 <strlen@plt>
  40268c:	add	x0, x0, #0xa
  402690:	bl	401430 <malloc@plt>
  402694:	str	x0, [sp, #96]
  402698:	cbnz	x0, 4026a4 <tigetstr@plt+0x1004>
  40269c:	mov	w0, #0x2                   	// #2
  4026a0:	bl	401370 <exit@plt>
  4026a4:	ldr	x0, [sp, #96]
  4026a8:	ldr	x2, [sp, #176]
  4026ac:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  4026b0:	add	x1, x1, #0x962
  4026b4:	bl	4013b0 <sprintf@plt>
  4026b8:	ldr	x8, [sp, #96]
  4026bc:	mov	x0, x8
  4026c0:	bl	4013c0 <opendir@plt>
  4026c4:	str	x0, [sp, #112]
  4026c8:	cbz	x0, 4027e0 <tigetstr@plt+0x1140>
  4026cc:	ldr	x0, [sp, #112]
  4026d0:	bl	401490 <readdir@plt>
  4026d4:	str	x0, [sp, #104]
  4026d8:	cbz	x0, 4027d8 <tigetstr@plt+0x1138>
  4026dc:	ldr	x8, [sp, #104]
  4026e0:	add	x0, x8, #0x13
  4026e4:	bl	4013f0 <atoi@plt>
  4026e8:	str	w0, [sp, #92]
  4026ec:	cbz	w0, 4027d4 <tigetstr@plt+0x1134>
  4026f0:	ldr	w8, [sp, #92]
  4026f4:	ldr	w9, [sp, #140]
  4026f8:	cmp	w8, w9
  4026fc:	b.eq	4027d4 <tigetstr@plt+0x1134>  // b.none
  402700:	ldr	w0, [sp, #140]
  402704:	ldr	w1, [sp, #92]
  402708:	ldr	x2, [sp, #168]
  40270c:	bl	40388c <tigetstr@plt+0x21ec>
  402710:	str	x0, [sp, #80]
  402714:	ldr	x8, [sp, #72]
  402718:	ldr	w9, [x8]
  40271c:	cbz	w9, 402794 <tigetstr@plt+0x10f4>
  402720:	ldr	x0, [sp, #80]
  402724:	ldr	w1, [sp, #92]
  402728:	ldr	w2, [sp, #140]
  40272c:	ldr	w3, [sp, #208]
  402730:	ldur	w4, [x29, #-112]
  402734:	ldr	x5, [sp, #80]
  402738:	ldr	x8, [sp, #80]
  40273c:	str	x0, [sp, #56]
  402740:	mov	x0, x8
  402744:	str	w1, [sp, #52]
  402748:	str	w2, [sp, #48]
  40274c:	str	w3, [sp, #44]
  402750:	str	w4, [sp, #40]
  402754:	str	x5, [sp, #32]
  402758:	bl	401360 <strlen@plt>
  40275c:	add	x8, x0, #0x1
  402760:	ldr	x9, [sp, #120]
  402764:	ldr	x0, [sp, #56]
  402768:	ldr	w1, [sp, #52]
  40276c:	ldr	w2, [sp, #48]
  402770:	ldr	w3, [sp, #44]
  402774:	ldr	w4, [sp, #40]
  402778:	ldr	x5, [sp, #32]
  40277c:	mov	w6, w8
  402780:	mov	w7, #0x1                   	// #1
  402784:	mov	x10, sp
  402788:	str	x9, [x10]
  40278c:	bl	403aec <tigetstr@plt+0x244c>
  402790:	b	4027cc <tigetstr@plt+0x112c>
  402794:	ldr	x0, [sp, #80]
  402798:	ldr	w1, [sp, #92]
  40279c:	ldr	w2, [sp, #140]
  4027a0:	ldr	w3, [sp, #208]
  4027a4:	ldur	w4, [x29, #-112]
  4027a8:	ldr	x8, [sp, #120]
  4027ac:	mov	x9, xzr
  4027b0:	mov	x5, x9
  4027b4:	mov	w10, wzr
  4027b8:	mov	w6, w10
  4027bc:	mov	w7, #0x1                   	// #1
  4027c0:	mov	x9, sp
  4027c4:	str	x8, [x9]
  4027c8:	bl	403aec <tigetstr@plt+0x244c>
  4027cc:	ldr	x0, [sp, #80]
  4027d0:	bl	401580 <free@plt>
  4027d4:	b	4026cc <tigetstr@plt+0x102c>
  4027d8:	ldr	x0, [sp, #112]
  4027dc:	bl	4014b0 <closedir@plt>
  4027e0:	ldr	x0, [sp, #96]
  4027e4:	bl	401580 <free@plt>
  4027e8:	ldr	x8, [sp, #72]
  4027ec:	ldr	w9, [x8]
  4027f0:	cbnz	w9, 402834 <tigetstr@plt+0x1194>
  4027f4:	ldr	x0, [sp, #168]
  4027f8:	ldr	w1, [sp, #140]
  4027fc:	ldr	w2, [sp, #212]
  402800:	ldr	w3, [sp, #208]
  402804:	ldur	w4, [x29, #-112]
  402808:	ldr	x8, [sp, #120]
  40280c:	mov	x9, xzr
  402810:	mov	x5, x9
  402814:	mov	w10, wzr
  402818:	mov	w6, w10
  40281c:	mov	w10, wzr
  402820:	mov	w7, w10
  402824:	mov	x9, sp
  402828:	str	x8, [x9]
  40282c:	bl	403aec <tigetstr@plt+0x244c>
  402830:	b	40294c <tigetstr@plt+0x12ac>
  402834:	ldr	x0, [sp, #176]
  402838:	ldr	w3, [sp, #140]
  40283c:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  402840:	add	x1, x1, #0x96a
  402844:	ldr	x2, [sp, #64]
  402848:	bl	4013b0 <sprintf@plt>
  40284c:	ldr	x8, [sp, #176]
  402850:	mov	x0, x8
  402854:	mov	w9, wzr
  402858:	mov	w1, w9
  40285c:	bl	401440 <open@plt>
  402860:	str	w0, [sp, #136]
  402864:	cmp	w0, #0x0
  402868:	cset	w9, ge  // ge = tcont
  40286c:	tbnz	w9, #0, 402888 <tigetstr@plt+0x11e8>
  402870:	ldr	x0, [sp, #184]
  402874:	bl	4013e0 <fclose@plt>
  402878:	ldr	x8, [sp, #176]
  40287c:	mov	x0, x8
  402880:	bl	401580 <free@plt>
  402884:	b	4024ec <tigetstr@plt+0xe4c>
  402888:	ldr	w0, [sp, #136]
  40288c:	ldr	x1, [sp, #160]
  402890:	ldr	x2, [sp, #152]
  402894:	bl	4015b0 <read@plt>
  402898:	str	w0, [sp, #132]
  40289c:	cmp	w0, #0x0
  4028a0:	cset	w8, ge  // ge = tcont
  4028a4:	tbnz	w8, #0, 4028cc <tigetstr@plt+0x122c>
  4028a8:	ldr	w0, [sp, #136]
  4028ac:	bl	4014d0 <close@plt>
  4028b0:	ldr	x8, [sp, #184]
  4028b4:	mov	x0, x8
  4028b8:	bl	4013e0 <fclose@plt>
  4028bc:	ldr	x8, [sp, #176]
  4028c0:	mov	x0, x8
  4028c4:	bl	401580 <free@plt>
  4028c8:	b	4024ec <tigetstr@plt+0xe4c>
  4028cc:	ldr	w0, [sp, #136]
  4028d0:	bl	4014d0 <close@plt>
  4028d4:	ldr	w8, [sp, #132]
  4028d8:	ldr	x9, [sp, #152]
  4028dc:	cmp	w8, w9
  4028e0:	b.lt	4028f0 <tigetstr@plt+0x1250>  // b.tstop
  4028e4:	ldr	w8, [sp, #132]
  4028e8:	subs	w8, w8, #0x1
  4028ec:	str	w8, [sp, #132]
  4028f0:	ldr	w8, [sp, #132]
  4028f4:	cbz	w8, 402918 <tigetstr@plt+0x1278>
  4028f8:	ldr	x8, [sp, #160]
  4028fc:	ldrsw	x9, [sp, #132]
  402900:	mov	w10, w9
  402904:	add	w10, w10, #0x1
  402908:	str	w10, [sp, #132]
  40290c:	add	x8, x8, x9
  402910:	mov	w10, #0x0                   	// #0
  402914:	strb	w10, [x8]
  402918:	ldr	x0, [sp, #168]
  40291c:	ldr	w1, [sp, #140]
  402920:	ldr	w2, [sp, #212]
  402924:	ldr	w3, [sp, #208]
  402928:	ldur	w4, [x29, #-112]
  40292c:	ldr	x5, [sp, #160]
  402930:	ldr	w6, [sp, #132]
  402934:	ldr	x8, [sp, #120]
  402938:	mov	w9, wzr
  40293c:	mov	w7, w9
  402940:	mov	x10, sp
  402944:	str	x8, [x10]
  402948:	bl	403aec <tigetstr@plt+0x244c>
  40294c:	ldr	x0, [sp, #184]
  402950:	bl	4013e0 <fclose@plt>
  402954:	ldr	x0, [sp, #176]
  402958:	bl	401580 <free@plt>
  40295c:	b	4024ec <tigetstr@plt+0xe4c>
  402960:	ldr	x0, [sp, #200]
  402964:	bl	4014b0 <closedir@plt>
  402968:	ldr	x8, [sp, #120]
  40296c:	mov	x0, x8
  402970:	bl	403c08 <tigetstr@plt+0x2568>
  402974:	ldr	x8, [sp, #72]
  402978:	ldr	w9, [x8]
  40297c:	cbz	w9, 402988 <tigetstr@plt+0x12e8>
  402980:	ldr	x0, [sp, #160]
  402984:	bl	401580 <free@plt>
  402988:	ldr	w8, [sp, #128]
  40298c:	cbz	w8, 4029d4 <tigetstr@plt+0x1334>
  402990:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402994:	add	x8, x8, #0x2a8
  402998:	ldr	x0, [x8]
  40299c:	adrp	x8, 405000 <tigetstr@plt+0x3960>
  4029a0:	add	x8, x8, #0x978
  4029a4:	str	x0, [sp, #24]
  4029a8:	mov	x0, x8
  4029ac:	bl	401640 <gettext@plt>
  4029b0:	ldr	x8, [sp, #24]
  4029b4:	str	x0, [sp, #16]
  4029b8:	mov	x0, x8
  4029bc:	ldr	x1, [sp, #16]
  4029c0:	ldr	x2, [sp, #64]
  4029c4:	bl	401650 <fprintf@plt>
  4029c8:	mov	w9, #0x1                   	// #1
  4029cc:	mov	w0, w9
  4029d0:	bl	401370 <exit@plt>
  4029d4:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  4029d8:	ldr	x8, [x8, #3536]
  4029dc:	ldur	x9, [x29, #-8]
  4029e0:	cmp	x8, x9
  4029e4:	b.ne	4029fc <tigetstr@plt+0x135c>  // b.any
  4029e8:	add	sp, sp, #0x2, lsl #12
  4029ec:	add	sp, sp, #0x170
  4029f0:	ldr	x28, [sp, #16]
  4029f4:	ldp	x29, x30, [sp], #32
  4029f8:	ret
  4029fc:	bl	4014c0 <__stack_chk_fail@plt>
  402a00:	sub	sp, sp, #0x20
  402a04:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402a08:	add	x8, x8, #0x300
  402a0c:	str	w0, [sp, #20]
  402a10:	ldr	x8, [x8]
  402a14:	str	x8, [sp, #8]
  402a18:	ldr	x8, [sp, #8]
  402a1c:	cbz	x8, 402a50 <tigetstr@plt+0x13b0>
  402a20:	ldr	x8, [sp, #8]
  402a24:	ldr	w9, [x8, #84]
  402a28:	ldr	w10, [sp, #20]
  402a2c:	cmp	w9, w10
  402a30:	b.ne	402a40 <tigetstr@plt+0x13a0>  // b.any
  402a34:	ldr	x8, [sp, #8]
  402a38:	str	x8, [sp, #24]
  402a3c:	b	402a58 <tigetstr@plt+0x13b8>
  402a40:	ldr	x8, [sp, #8]
  402a44:	ldr	x8, [x8, #184]
  402a48:	str	x8, [sp, #8]
  402a4c:	b	402a18 <tigetstr@plt+0x1378>
  402a50:	mov	x8, xzr
  402a54:	str	x8, [sp, #24]
  402a58:	ldr	x0, [sp, #24]
  402a5c:	add	sp, sp, #0x20
  402a60:	ret
  402a64:	sub	sp, sp, #0x20
  402a68:	stp	x29, x30, [sp, #16]
  402a6c:	add	x29, sp, #0x10
  402a70:	str	x0, [sp, #8]
  402a74:	ldr	x8, [sp, #8]
  402a78:	cbnz	x8, 402a80 <tigetstr@plt+0x13e0>
  402a7c:	b	402ac4 <tigetstr@plt+0x1424>
  402a80:	ldr	x8, [sp, #8]
  402a84:	ldr	x8, [x8, #176]
  402a88:	str	x8, [sp]
  402a8c:	ldr	x8, [sp]
  402a90:	cbnz	x8, 402a98 <tigetstr@plt+0x13f8>
  402a94:	b	402ac4 <tigetstr@plt+0x1424>
  402a98:	ldr	x8, [sp]
  402a9c:	ldr	x0, [x8, #168]
  402aa0:	bl	4042a8 <tigetstr@plt+0x2c08>
  402aa4:	ldr	x8, [sp]
  402aa8:	mov	x9, xzr
  402aac:	str	x9, [x8, #168]
  402ab0:	ldr	x0, [sp]
  402ab4:	ldr	x1, [sp, #8]
  402ab8:	bl	40409c <tigetstr@plt+0x29fc>
  402abc:	ldr	x0, [sp]
  402ac0:	bl	402a64 <tigetstr@plt+0x13c4>
  402ac4:	ldp	x29, x30, [sp, #16]
  402ac8:	add	sp, sp, #0x20
  402acc:	ret
  402ad0:	sub	sp, sp, #0x40
  402ad4:	stp	x29, x30, [sp, #48]
  402ad8:	add	x29, sp, #0x30
  402adc:	stur	x0, [x29, #-8]
  402ae0:	stur	w1, [x29, #-12]
  402ae4:	str	x2, [sp, #24]
  402ae8:	ldur	x8, [x29, #-8]
  402aec:	cbnz	x8, 402b08 <tigetstr@plt+0x1468>
  402af0:	mov	w0, #0x1                   	// #1
  402af4:	bl	402a00 <tigetstr@plt+0x1360>
  402af8:	stur	x0, [x29, #-8]
  402afc:	ldur	x8, [x29, #-8]
  402b00:	cbnz	x8, 402b08 <tigetstr@plt+0x1468>
  402b04:	b	402b98 <tigetstr@plt+0x14f8>
  402b08:	ldur	x8, [x29, #-8]
  402b0c:	ldr	x8, [x8, #176]
  402b10:	cbz	x8, 402b48 <tigetstr@plt+0x14a8>
  402b14:	ldur	x8, [x29, #-8]
  402b18:	ldr	x8, [x8, #176]
  402b1c:	add	x8, x8, #0x68
  402b20:	ldur	w9, [x29, #-12]
  402b24:	mov	w10, w9
  402b28:	ldr	x8, [x8, x10, lsl #3]
  402b2c:	ldur	x10, [x29, #-8]
  402b30:	add	x10, x10, #0x68
  402b34:	ldur	w9, [x29, #-12]
  402b38:	mov	w11, w9
  402b3c:	ldr	x10, [x10, x11, lsl #3]
  402b40:	cmp	x8, x10
  402b44:	b.eq	402b58 <tigetstr@plt+0x14b8>  // b.none
  402b48:	ldr	x0, [sp, #24]
  402b4c:	ldur	x1, [x29, #-8]
  402b50:	ldur	w2, [x29, #-12]
  402b54:	bl	4042f4 <tigetstr@plt+0x2c54>
  402b58:	ldur	x8, [x29, #-8]
  402b5c:	ldr	x8, [x8, #168]
  402b60:	str	x8, [sp, #16]
  402b64:	ldr	x8, [sp, #16]
  402b68:	cbz	x8, 402b98 <tigetstr@plt+0x14f8>
  402b6c:	ldr	x8, [sp, #16]
  402b70:	ldr	x8, [x8, #8]
  402b74:	str	x8, [sp, #8]
  402b78:	ldr	x8, [sp, #16]
  402b7c:	ldr	x0, [x8]
  402b80:	ldur	w1, [x29, #-12]
  402b84:	ldr	x2, [sp, #24]
  402b88:	bl	402ad0 <tigetstr@plt+0x1430>
  402b8c:	ldr	x8, [sp, #8]
  402b90:	str	x8, [sp, #16]
  402b94:	b	402b64 <tigetstr@plt+0x14c4>
  402b98:	ldp	x29, x30, [sp, #48]
  402b9c:	add	sp, sp, #0x40
  402ba0:	ret
  402ba4:	sub	sp, sp, #0x50
  402ba8:	stp	x29, x30, [sp, #64]
  402bac:	add	x29, sp, #0x40
  402bb0:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402bb4:	ldr	x8, [x8, #3536]
  402bb8:	stur	x8, [x29, #-8]
  402bbc:	str	x0, [sp, #32]
  402bc0:	ldr	x8, [sp, #32]
  402bc4:	str	x8, [sp, #24]
  402bc8:	ldr	x8, [sp, #24]
  402bcc:	cbz	x8, 402c60 <tigetstr@plt+0x15c0>
  402bd0:	ldr	x8, [sp, #24]
  402bd4:	ldr	x3, [x8]
  402bd8:	sub	x8, x29, #0x16
  402bdc:	mov	x0, x8
  402be0:	mov	x1, #0xe                   	// #14
  402be4:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  402be8:	add	x2, x2, #0x9ca
  402bec:	str	x8, [sp, #8]
  402bf0:	bl	4013d0 <snprintf@plt>
  402bf4:	ldr	x8, [sp, #8]
  402bf8:	mov	x0, x8
  402bfc:	bl	4044f4 <tigetstr@plt+0x2e54>
  402c00:	ldr	x8, [sp, #24]
  402c04:	ldr	x8, [x8, #8]
  402c08:	str	x8, [sp, #16]
  402c0c:	ldr	x8, [sp, #16]
  402c10:	cbz	x8, 402c50 <tigetstr@plt+0x15b0>
  402c14:	ldr	x8, [sp, #16]
  402c18:	ldr	x0, [x8]
  402c1c:	mov	w9, wzr
  402c20:	mov	w1, w9
  402c24:	mov	w10, #0x1                   	// #1
  402c28:	mov	w2, w10
  402c2c:	mov	w3, w10
  402c30:	mov	w4, w10
  402c34:	mov	w5, w9
  402c38:	mov	w6, w9
  402c3c:	bl	402c84 <tigetstr@plt+0x15e4>
  402c40:	ldr	x8, [sp, #16]
  402c44:	ldr	x8, [x8, #8]
  402c48:	str	x8, [sp, #16]
  402c4c:	b	402c0c <tigetstr@plt+0x156c>
  402c50:	ldr	x8, [sp, #24]
  402c54:	ldr	x8, [x8, #16]
  402c58:	str	x8, [sp, #24]
  402c5c:	b	402bc8 <tigetstr@plt+0x1528>
  402c60:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  402c64:	ldr	x8, [x8, #3536]
  402c68:	ldur	x9, [x29, #-8]
  402c6c:	cmp	x8, x9
  402c70:	b.ne	402c80 <tigetstr@plt+0x15e0>  // b.any
  402c74:	ldp	x29, x30, [sp, #64]
  402c78:	add	sp, sp, #0x50
  402c7c:	ret
  402c80:	bl	4014c0 <__stack_chk_fail@plt>
  402c84:	sub	sp, sp, #0xe0
  402c88:	stp	x29, x30, [sp, #208]
  402c8c:	add	x29, sp, #0xd0
  402c90:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c94:	add	x8, x8, #0x310
  402c98:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402c9c:	add	x9, x9, #0x230
  402ca0:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  402ca4:	add	x10, x10, #0x2d4
  402ca8:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  402cac:	add	x11, x11, #0x2a4
  402cb0:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  402cb4:	add	x12, x12, #0x320
  402cb8:	stur	x0, [x29, #-8]
  402cbc:	stur	w1, [x29, #-12]
  402cc0:	stur	w2, [x29, #-16]
  402cc4:	stur	w3, [x29, #-20]
  402cc8:	stur	w4, [x29, #-24]
  402ccc:	stur	w5, [x29, #-28]
  402cd0:	stur	w6, [x29, #-32]
  402cd4:	ldur	w13, [x29, #-32]
  402cd8:	cmp	w13, #0x0
  402cdc:	cset	w13, lt  // lt = tstop
  402ce0:	str	x8, [sp, #72]
  402ce4:	str	x9, [sp, #64]
  402ce8:	str	x10, [sp, #56]
  402cec:	str	x11, [sp, #48]
  402cf0:	str	x12, [sp, #40]
  402cf4:	tbnz	w13, #0, 402cfc <tigetstr@plt+0x165c>
  402cf8:	b	402d1c <tigetstr@plt+0x167c>
  402cfc:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  402d00:	add	x0, x0, #0x9d1
  402d04:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  402d08:	add	x1, x1, #0x9de
  402d0c:	mov	w2, #0x292                 	// #658
  402d10:	adrp	x3, 405000 <tigetstr@plt+0x3960>
  402d14:	add	x3, x3, #0x9eb
  402d18:	bl	401600 <__assert_fail@plt>
  402d1c:	ldur	x8, [x29, #-8]
  402d20:	cbnz	x8, 402d28 <tigetstr@plt+0x1688>
  402d24:	b	40374c <tigetstr@plt+0x20ac>
  402d28:	ldur	w8, [x29, #-20]
  402d2c:	cbnz	w8, 402e2c <tigetstr@plt+0x178c>
  402d30:	stur	wzr, [x29, #-76]
  402d34:	ldur	w8, [x29, #-76]
  402d38:	ldur	w9, [x29, #-12]
  402d3c:	cmp	w8, w9
  402d40:	b.ge	402e2c <tigetstr@plt+0x178c>  // b.tcont
  402d44:	ldr	x8, [sp, #72]
  402d48:	ldr	x9, [x8]
  402d4c:	ldursw	x10, [x29, #-76]
  402d50:	ldr	w11, [x9, x10, lsl #2]
  402d54:	add	w11, w11, #0x1
  402d58:	stur	w11, [x29, #-80]
  402d5c:	ldur	w8, [x29, #-80]
  402d60:	cbz	w8, 402d7c <tigetstr@plt+0x16dc>
  402d64:	mov	w0, #0x20                  	// #32
  402d68:	bl	404534 <tigetstr@plt+0x2e94>
  402d6c:	ldur	w8, [x29, #-80]
  402d70:	subs	w8, w8, #0x1
  402d74:	stur	w8, [x29, #-80]
  402d78:	b	402d5c <tigetstr@plt+0x16bc>
  402d7c:	ldur	w8, [x29, #-76]
  402d80:	ldur	w9, [x29, #-12]
  402d84:	subs	w9, w9, #0x1
  402d88:	cmp	w8, w9
  402d8c:	b.ne	402dc8 <tigetstr@plt+0x1728>  // b.any
  402d90:	ldur	w8, [x29, #-24]
  402d94:	cbz	w8, 402dac <tigetstr@plt+0x170c>
  402d98:	ldr	x8, [sp, #64]
  402d9c:	ldr	x9, [x8]
  402da0:	ldr	x9, [x9, #24]
  402da4:	str	x9, [sp, #32]
  402da8:	b	402dbc <tigetstr@plt+0x171c>
  402dac:	ldr	x8, [sp, #64]
  402db0:	ldr	x9, [x8]
  402db4:	ldr	x9, [x9, #8]
  402db8:	str	x9, [sp, #32]
  402dbc:	ldr	x8, [sp, #32]
  402dc0:	str	x8, [sp, #24]
  402dc4:	b	402e10 <tigetstr@plt+0x1770>
  402dc8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402dcc:	add	x8, x8, #0x318
  402dd0:	ldr	x8, [x8]
  402dd4:	ldur	w9, [x29, #-76]
  402dd8:	add	w9, w9, #0x1
  402ddc:	ldr	w9, [x8, w9, sxtw #2]
  402de0:	cbz	w9, 402df8 <tigetstr@plt+0x1758>
  402de4:	ldr	x8, [sp, #64]
  402de8:	ldr	x9, [x8]
  402dec:	ldr	x9, [x9, #16]
  402df0:	str	x9, [sp, #16]
  402df4:	b	402e08 <tigetstr@plt+0x1768>
  402df8:	ldr	x8, [sp, #64]
  402dfc:	ldr	x9, [x8]
  402e00:	ldr	x9, [x9]
  402e04:	str	x9, [sp, #16]
  402e08:	ldr	x8, [sp, #16]
  402e0c:	str	x8, [sp, #24]
  402e10:	ldr	x8, [sp, #24]
  402e14:	mov	x0, x8
  402e18:	bl	4044f4 <tigetstr@plt+0x2e54>
  402e1c:	ldur	w8, [x29, #-76]
  402e20:	add	w8, w8, #0x1
  402e24:	stur	w8, [x29, #-76]
  402e28:	b	402d34 <tigetstr@plt+0x1694>
  402e2c:	ldur	w8, [x29, #-16]
  402e30:	cmp	w8, #0x2
  402e34:	b.ge	402e40 <tigetstr@plt+0x17a0>  // b.tcont
  402e38:	stur	wzr, [x29, #-84]
  402e3c:	b	402e5c <tigetstr@plt+0x17bc>
  402e40:	ldur	w0, [x29, #-16]
  402e44:	bl	404688 <tigetstr@plt+0x2fe8>
  402e48:	add	w8, w0, #0x2
  402e4c:	stur	w8, [x29, #-84]
  402e50:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  402e54:	add	x0, x0, #0xa22
  402e58:	bl	4044f4 <tigetstr@plt+0x2e54>
  402e5c:	ldur	x8, [x29, #-8]
  402e60:	ldrb	w9, [x8, #160]
  402e64:	and	w9, w9, #0x1
  402e68:	cbz	w9, 402e9c <tigetstr@plt+0x17fc>
  402e6c:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  402e70:	add	x0, x0, #0xa25
  402e74:	mov	x8, xzr
  402e78:	mov	x1, x8
  402e7c:	bl	4015d0 <tgetstr@plt>
  402e80:	str	x0, [sp, #88]
  402e84:	cbz	x0, 402e9c <tigetstr@plt+0x17fc>
  402e88:	ldr	x0, [sp, #88]
  402e8c:	mov	w1, #0x1                   	// #1
  402e90:	adrp	x2, 401000 <memcpy@plt-0x350>
  402e94:	add	x2, x2, #0x620
  402e98:	bl	4013a0 <tputs@plt>
  402e9c:	ldr	x8, [sp, #56]
  402ea0:	ldr	w9, [x8]
  402ea4:	stur	w9, [x29, #-100]
  402ea8:	stur	w9, [x29, #-96]
  402eac:	ldur	w9, [x29, #-96]
  402eb0:	cbz	w9, 402ed0 <tigetstr@plt+0x1830>
  402eb4:	ldur	x8, [x29, #-8]
  402eb8:	ldr	w9, [x8, #80]
  402ebc:	cmp	w9, #0x0
  402ec0:	cset	w9, ge  // ge = tcont
  402ec4:	tbnz	w9, #0, 402ed0 <tigetstr@plt+0x1830>
  402ec8:	mov	w0, #0x28                  	// #40
  402ecc:	bl	404534 <tigetstr@plt+0x2e94>
  402ed0:	ldur	x0, [x29, #-8]
  402ed4:	bl	404748 <tigetstr@plt+0x30a8>
  402ed8:	str	w0, [sp, #100]
  402edc:	ldr	x8, [sp, #48]
  402ee0:	ldr	w9, [x8]
  402ee4:	stur	w9, [x29, #-88]
  402ee8:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  402eec:	add	x10, x10, #0x2dc
  402ef0:	ldr	w9, [x10]
  402ef4:	cbz	w9, 402f28 <tigetstr@plt+0x1888>
  402ef8:	ldur	w8, [x29, #-100]
  402efc:	add	w9, w8, #0x1
  402f00:	stur	w9, [x29, #-100]
  402f04:	mov	w9, #0x28                  	// #40
  402f08:	mov	w10, #0x2c                  	// #44
  402f0c:	cmp	w8, #0x0
  402f10:	csel	w8, w10, w9, ne  // ne = any
  402f14:	mov	w0, w8
  402f18:	bl	404534 <tigetstr@plt+0x2e94>
  402f1c:	ldur	x11, [x29, #-8]
  402f20:	ldr	w0, [x11, #84]
  402f24:	bl	404688 <tigetstr@plt+0x2fe8>
  402f28:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402f2c:	add	x8, x8, #0x2e0
  402f30:	ldr	w9, [x8]
  402f34:	cbz	w9, 402f68 <tigetstr@plt+0x18c8>
  402f38:	ldur	w8, [x29, #-100]
  402f3c:	add	w9, w8, #0x1
  402f40:	stur	w9, [x29, #-100]
  402f44:	mov	w9, #0x28                  	// #40
  402f48:	mov	w10, #0x2c                  	// #44
  402f4c:	cmp	w8, #0x0
  402f50:	csel	w8, w10, w9, ne  // ne = any
  402f54:	mov	w0, w8
  402f58:	bl	404534 <tigetstr@plt+0x2e94>
  402f5c:	ldur	x11, [x29, #-8]
  402f60:	ldr	w0, [x11, #88]
  402f64:	bl	404688 <tigetstr@plt+0x2fe8>
  402f68:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402f6c:	add	x8, x8, #0x2f4
  402f70:	ldr	w9, [x8]
  402f74:	cbz	w9, 402fe0 <tigetstr@plt+0x1940>
  402f78:	ldur	w8, [x29, #-28]
  402f7c:	ldur	x9, [x29, #-8]
  402f80:	ldr	w10, [x9, #92]
  402f84:	cmp	w8, w10
  402f88:	b.eq	402fe0 <tigetstr@plt+0x1940>  // b.none
  402f8c:	ldur	w8, [x29, #-100]
  402f90:	add	w9, w8, #0x1
  402f94:	stur	w9, [x29, #-100]
  402f98:	mov	w9, #0x28                  	// #40
  402f9c:	mov	w10, #0x2c                  	// #44
  402fa0:	cmp	w8, #0x0
  402fa4:	csel	w8, w10, w9, ne  // ne = any
  402fa8:	mov	w0, w8
  402fac:	bl	404534 <tigetstr@plt+0x2e94>
  402fb0:	ldur	x11, [x29, #-8]
  402fb4:	ldr	w0, [x11, #92]
  402fb8:	bl	401540 <getpwuid@plt>
  402fbc:	stur	x0, [x29, #-72]
  402fc0:	cbz	x0, 402fd4 <tigetstr@plt+0x1934>
  402fc4:	ldur	x8, [x29, #-72]
  402fc8:	ldr	x0, [x8]
  402fcc:	bl	4044f4 <tigetstr@plt+0x2e54>
  402fd0:	b	402fe0 <tigetstr@plt+0x1940>
  402fd4:	ldur	x8, [x29, #-8]
  402fd8:	ldr	w0, [x8, #92]
  402fdc:	bl	404688 <tigetstr@plt+0x2fe8>
  402fe0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402fe4:	add	x8, x8, #0x2e8
  402fe8:	ldr	w9, [x8]
  402fec:	cbz	w9, 4030a8 <tigetstr@plt+0x1a08>
  402ff0:	ldur	x8, [x29, #-8]
  402ff4:	ldr	x8, [x8, #176]
  402ff8:	cbz	x8, 4030a8 <tigetstr@plt+0x1a08>
  402ffc:	stur	wzr, [x29, #-80]
  403000:	ldur	w8, [x29, #-80]
  403004:	cmp	w8, #0x7
  403008:	b.ge	4030a8 <tigetstr@plt+0x1a08>  // b.tcont
  40300c:	ldur	x8, [x29, #-8]
  403010:	add	x8, x8, #0x68
  403014:	ldursw	x9, [x29, #-80]
  403018:	ldr	x8, [x8, x9, lsl #3]
  40301c:	cbz	x8, 403038 <tigetstr@plt+0x1998>
  403020:	ldur	x8, [x29, #-8]
  403024:	ldr	x8, [x8, #176]
  403028:	add	x8, x8, #0x68
  40302c:	ldursw	x9, [x29, #-80]
  403030:	ldr	x8, [x8, x9, lsl #3]
  403034:	cbnz	x8, 40303c <tigetstr@plt+0x199c>
  403038:	b	403098 <tigetstr@plt+0x19f8>
  40303c:	ldur	x8, [x29, #-8]
  403040:	add	x8, x8, #0x68
  403044:	ldursw	x9, [x29, #-80]
  403048:	ldr	x8, [x8, x9, lsl #3]
  40304c:	ldur	x9, [x29, #-8]
  403050:	ldr	x9, [x9, #176]
  403054:	add	x9, x9, #0x68
  403058:	ldursw	x10, [x29, #-80]
  40305c:	ldr	x9, [x9, x10, lsl #3]
  403060:	cmp	x8, x9
  403064:	b.eq	403098 <tigetstr@plt+0x19f8>  // b.none
  403068:	ldur	w8, [x29, #-100]
  40306c:	add	w9, w8, #0x1
  403070:	stur	w9, [x29, #-100]
  403074:	mov	w9, #0x28                  	// #40
  403078:	mov	w10, #0x2c                  	// #44
  40307c:	cmp	w8, #0x0
  403080:	csel	w8, w10, w9, ne  // ne = any
  403084:	mov	w0, w8
  403088:	bl	404534 <tigetstr@plt+0x2e94>
  40308c:	ldur	w0, [x29, #-80]
  403090:	bl	4017bc <tigetstr@plt+0x11c>
  403094:	bl	4044f4 <tigetstr@plt+0x2e54>
  403098:	ldur	w8, [x29, #-80]
  40309c:	add	w8, w8, #0x1
  4030a0:	stur	w8, [x29, #-80]
  4030a4:	b	403000 <tigetstr@plt+0x1960>
  4030a8:	ldr	x8, [sp, #40]
  4030ac:	ldr	w9, [x8]
  4030b0:	cbz	w9, 4030e4 <tigetstr@plt+0x1a44>
  4030b4:	ldur	w8, [x29, #-100]
  4030b8:	add	w9, w8, #0x1
  4030bc:	stur	w9, [x29, #-100]
  4030c0:	mov	w9, #0x28                  	// #40
  4030c4:	mov	w10, #0x2c                  	// #44
  4030c8:	cmp	w8, #0x0
  4030cc:	csel	w8, w10, w9, ne  // ne = any
  4030d0:	mov	w0, w8
  4030d4:	bl	404534 <tigetstr@plt+0x2e94>
  4030d8:	ldur	x11, [x29, #-8]
  4030dc:	ldr	x0, [x11, #96]
  4030e0:	bl	40485c <tigetstr@plt+0x31bc>
  4030e4:	ldur	w8, [x29, #-96]
  4030e8:	cbz	w8, 40310c <tigetstr@plt+0x1a6c>
  4030ec:	ldr	x8, [sp, #56]
  4030f0:	ldr	w9, [x8]
  4030f4:	cbz	w9, 40310c <tigetstr@plt+0x1a6c>
  4030f8:	ldur	x8, [x29, #-8]
  4030fc:	ldr	w9, [x8, #80]
  403100:	cmp	w9, #0x0
  403104:	cset	w9, lt  // lt = tstop
  403108:	tbnz	w9, #0, 40311c <tigetstr@plt+0x1a7c>
  40310c:	ldur	w8, [x29, #-96]
  403110:	cbnz	w8, 403124 <tigetstr@plt+0x1a84>
  403114:	ldur	w8, [x29, #-100]
  403118:	cbz	w8, 403124 <tigetstr@plt+0x1a84>
  40311c:	mov	w0, #0x29                  	// #41
  403120:	bl	404534 <tigetstr@plt+0x2e94>
  403124:	ldur	x8, [x29, #-8]
  403128:	ldrb	w9, [x8, #160]
  40312c:	and	w9, w9, #0x1
  403130:	cbz	w9, 403164 <tigetstr@plt+0x1ac4>
  403134:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403138:	add	x0, x0, #0xa28
  40313c:	mov	x8, xzr
  403140:	mov	x1, x8
  403144:	bl	4015d0 <tgetstr@plt>
  403148:	str	x0, [sp, #88]
  40314c:	cbz	x0, 403164 <tigetstr@plt+0x1ac4>
  403150:	ldr	x0, [sp, #88]
  403154:	mov	w1, #0x1                   	// #1
  403158:	adrp	x2, 401000 <memcpy@plt-0x350>
  40315c:	add	x2, x2, #0x620
  403160:	bl	4013a0 <tputs@plt>
  403164:	ldr	x8, [sp, #56]
  403168:	ldr	w9, [x8]
  40316c:	cbz	w9, 4032d0 <tigetstr@plt+0x1c30>
  403170:	stur	wzr, [x29, #-80]
  403174:	ldur	w8, [x29, #-80]
  403178:	ldur	x9, [x29, #-8]
  40317c:	ldr	w10, [x9, #80]
  403180:	cmp	w8, w10
  403184:	b.ge	4032d0 <tigetstr@plt+0x1c30>  // b.tcont
  403188:	ldur	w8, [x29, #-80]
  40318c:	ldur	x9, [x29, #-8]
  403190:	ldr	w10, [x9, #80]
  403194:	subs	w10, w10, #0x1
  403198:	cmp	w8, w10
  40319c:	b.ge	4031a8 <tigetstr@plt+0x1b08>  // b.tcont
  4031a0:	mov	w0, #0x20                  	// #32
  4031a4:	bl	404534 <tigetstr@plt+0x2e94>
  4031a8:	stur	wzr, [x29, #-92]
  4031ac:	ldur	x8, [x29, #-8]
  4031b0:	ldr	x8, [x8, #72]
  4031b4:	ldursw	x9, [x29, #-80]
  4031b8:	mov	x10, #0x8                   	// #8
  4031bc:	mul	x9, x10, x9
  4031c0:	add	x8, x8, x9
  4031c4:	ldr	x8, [x8]
  4031c8:	str	x8, [sp, #80]
  4031cc:	ldr	x8, [sp, #80]
  4031d0:	ldrb	w9, [x8]
  4031d4:	cbz	w9, 403234 <tigetstr@plt+0x1b94>
  4031d8:	ldr	x8, [sp, #80]
  4031dc:	ldrb	w9, [x8]
  4031e0:	mov	w10, #0x0                   	// #0
  4031e4:	cmp	w9, #0x20
  4031e8:	str	w10, [sp, #12]
  4031ec:	b.lt	403204 <tigetstr@plt+0x1b64>  // b.tstop
  4031f0:	ldr	x8, [sp, #80]
  4031f4:	ldrb	w9, [x8]
  4031f8:	cmp	w9, #0x7e
  4031fc:	cset	w9, le
  403200:	str	w9, [sp, #12]
  403204:	ldr	w8, [sp, #12]
  403208:	mov	w9, #0x4                   	// #4
  40320c:	mov	w10, #0x1                   	// #1
  403210:	tst	w8, #0x1
  403214:	csel	w8, w10, w9, ne  // ne = any
  403218:	ldur	w9, [x29, #-92]
  40321c:	add	w8, w9, w8
  403220:	stur	w8, [x29, #-92]
  403224:	ldr	x8, [sp, #80]
  403228:	add	x8, x8, #0x1
  40322c:	str	x8, [sp, #80]
  403230:	b	4031cc <tigetstr@plt+0x1b2c>
  403234:	ldr	x8, [sp, #48]
  403238:	ldr	w9, [x8]
  40323c:	ldur	w10, [x29, #-92]
  403240:	add	w9, w9, w10
  403244:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  403248:	add	x11, x11, #0x1f8
  40324c:	ldr	w10, [x11]
  403250:	ldur	w12, [x29, #-80]
  403254:	ldur	x11, [x29, #-8]
  403258:	ldr	w13, [x11, #80]
  40325c:	subs	w13, w13, #0x1
  403260:	mov	w14, #0x4                   	// #4
  403264:	mov	w15, wzr
  403268:	cmp	w12, w13
  40326c:	csel	w12, w15, w14, eq  // eq = none
  403270:	subs	w10, w10, w12
  403274:	cmp	w9, w10
  403278:	b.le	40328c <tigetstr@plt+0x1bec>
  40327c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403280:	add	x8, x8, #0x2a0
  403284:	ldr	w9, [x8]
  403288:	cbnz	w9, 4032b0 <tigetstr@plt+0x1c10>
  40328c:	ldur	x8, [x29, #-8]
  403290:	ldr	x8, [x8, #72]
  403294:	ldursw	x9, [x29, #-80]
  403298:	mov	x10, #0x8                   	// #8
  40329c:	mul	x9, x10, x9
  4032a0:	add	x8, x8, x9
  4032a4:	ldr	x0, [x8]
  4032a8:	bl	404748 <tigetstr@plt+0x30a8>
  4032ac:	b	4032c0 <tigetstr@plt+0x1c20>
  4032b0:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4032b4:	add	x0, x0, #0xa2b
  4032b8:	bl	4044f4 <tigetstr@plt+0x2e54>
  4032bc:	b	4032d0 <tigetstr@plt+0x1c30>
  4032c0:	ldur	w8, [x29, #-80]
  4032c4:	add	w8, w8, #0x1
  4032c8:	stur	w8, [x29, #-80]
  4032cc:	b	403174 <tigetstr@plt+0x1ad4>
  4032d0:	ldr	x8, [sp, #40]
  4032d4:	ldr	w9, [x8]
  4032d8:	cbnz	w9, 4032f4 <tigetstr@plt+0x1c54>
  4032dc:	ldr	x8, [sp, #56]
  4032e0:	ldr	w9, [x8]
  4032e4:	cbnz	w9, 4032f4 <tigetstr@plt+0x1c54>
  4032e8:	ldur	x8, [x29, #-8]
  4032ec:	ldr	x8, [x8, #168]
  4032f0:	cbnz	x8, 403314 <tigetstr@plt+0x1c74>
  4032f4:	ldur	w8, [x29, #-32]
  4032f8:	subs	w9, w8, #0x1
  4032fc:	stur	w9, [x29, #-32]
  403300:	cbz	w8, 403310 <tigetstr@plt+0x1c70>
  403304:	mov	w0, #0x5d                  	// #93
  403308:	bl	404534 <tigetstr@plt+0x2e94>
  40330c:	b	4032f4 <tigetstr@plt+0x1c54>
  403310:	bl	4048a4 <tigetstr@plt+0x3204>
  403314:	ldur	w0, [x29, #-12]
  403318:	bl	404920 <tigetstr@plt+0x3280>
  40331c:	ldur	w8, [x29, #-24]
  403320:	cmp	w8, #0x0
  403324:	cset	w8, ne  // ne = any
  403328:	eor	w8, w8, #0x1
  40332c:	and	w8, w8, #0x1
  403330:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  403334:	add	x9, x9, #0x318
  403338:	ldr	x9, [x9]
  40333c:	ldursw	x10, [x29, #-12]
  403340:	str	w8, [x9, x10, lsl #2]
  403344:	ldr	x9, [sp, #40]
  403348:	ldr	w8, [x9]
  40334c:	cbnz	w8, 40335c <tigetstr@plt+0x1cbc>
  403350:	ldr	x8, [sp, #56]
  403354:	ldr	w9, [x8]
  403358:	cbz	w9, 403534 <tigetstr@plt+0x1e94>
  40335c:	ldur	w8, [x29, #-96]
  403360:	ldr	w9, [sp, #100]
  403364:	mov	w10, #0x1                   	// #1
  403368:	mov	w11, #0xffffffff            	// #-1
  40336c:	mov	w12, wzr
  403370:	cmp	w9, #0x1
  403374:	csel	w9, w12, w11, gt
  403378:	add	w8, w8, w9
  40337c:	ldr	x13, [sp, #72]
  403380:	ldr	x14, [x13]
  403384:	ldursw	x15, [x29, #-12]
  403388:	str	w8, [x14, x15, lsl #2]
  40338c:	str	wzr, [sp, #104]
  403390:	str	w10, [sp, #96]
  403394:	ldur	x14, [x29, #-8]
  403398:	ldr	x14, [x14, #168]
  40339c:	stur	x14, [x29, #-40]
  4033a0:	ldur	x8, [x29, #-40]
  4033a4:	cbz	x8, 403530 <tigetstr@plt+0x1e90>
  4033a8:	ldur	x8, [x29, #-40]
  4033ac:	ldr	x8, [x8, #8]
  4033b0:	stur	x8, [x29, #-48]
  4033b4:	str	wzr, [sp, #104]
  4033b8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4033bc:	add	x8, x8, #0x268
  4033c0:	ldr	w9, [x8]
  4033c4:	cbz	w9, 4034e0 <tigetstr@plt+0x1e40>
  4033c8:	ldur	x8, [x29, #-40]
  4033cc:	ldr	x8, [x8]
  4033d0:	ldrb	w9, [x8, #160]
  4033d4:	and	w9, w9, #0x2
  4033d8:	cbz	w9, 4034e0 <tigetstr@plt+0x1e40>
  4033dc:	ldur	x8, [x29, #-40]
  4033e0:	add	x8, x8, #0x8
  4033e4:	stur	x8, [x29, #-64]
  4033e8:	ldur	x8, [x29, #-64]
  4033ec:	ldr	x8, [x8]
  4033f0:	cbz	x8, 403480 <tigetstr@plt+0x1de0>
  4033f4:	ldur	x8, [x29, #-40]
  4033f8:	ldr	x0, [x8]
  4033fc:	ldur	x8, [x29, #-64]
  403400:	ldr	x8, [x8]
  403404:	ldr	x1, [x8]
  403408:	bl	404a10 <tigetstr@plt+0x3370>
  40340c:	cbnz	w0, 403424 <tigetstr@plt+0x1d84>
  403410:	ldur	x8, [x29, #-64]
  403414:	ldr	x8, [x8]
  403418:	add	x8, x8, #0x8
  40341c:	stur	x8, [x29, #-64]
  403420:	b	40347c <tigetstr@plt+0x1ddc>
  403424:	ldur	x8, [x29, #-48]
  403428:	ldur	x9, [x29, #-64]
  40342c:	ldr	x9, [x9]
  403430:	cmp	x8, x9
  403434:	b.ne	403448 <tigetstr@plt+0x1da8>  // b.any
  403438:	ldur	x8, [x29, #-64]
  40343c:	ldr	x8, [x8]
  403440:	ldr	x8, [x8, #8]
  403444:	stur	x8, [x29, #-48]
  403448:	ldr	w8, [sp, #104]
  40344c:	add	w8, w8, #0x1
  403450:	str	w8, [sp, #104]
  403454:	ldur	x9, [x29, #-64]
  403458:	ldr	x9, [x9]
  40345c:	ldr	x9, [x9, #8]
  403460:	stur	x9, [x29, #-56]
  403464:	ldur	x9, [x29, #-64]
  403468:	ldr	x0, [x9]
  40346c:	bl	401580 <free@plt>
  403470:	ldur	x9, [x29, #-56]
  403474:	ldur	x10, [x29, #-64]
  403478:	str	x9, [x10]
  40347c:	b	4033e8 <tigetstr@plt+0x1d48>
  403480:	ldur	x8, [x29, #-40]
  403484:	ldr	x0, [x8]
  403488:	ldur	w9, [x29, #-12]
  40348c:	mov	w10, #0x1                   	// #1
  403490:	add	w1, w9, #0x1
  403494:	ldr	w9, [sp, #104]
  403498:	add	w2, w9, #0x1
  40349c:	ldur	x8, [x29, #-48]
  4034a0:	cmp	x8, #0x0
  4034a4:	cset	w9, ne  // ne = any
  4034a8:	eor	w9, w9, #0x1
  4034ac:	and	w4, w9, #0x1
  4034b0:	ldur	x8, [x29, #-8]
  4034b4:	ldr	w5, [x8, #92]
  4034b8:	ldur	w9, [x29, #-32]
  4034bc:	ldr	w11, [sp, #104]
  4034c0:	mov	w12, wzr
  4034c4:	mov	w13, #0x2                   	// #2
  4034c8:	cmp	w11, #0x0
  4034cc:	csel	w10, w13, w10, ne  // ne = any
  4034d0:	add	w6, w9, w10
  4034d4:	mov	w3, w12
  4034d8:	bl	402c84 <tigetstr@plt+0x15e4>
  4034dc:	b	403524 <tigetstr@plt+0x1e84>
  4034e0:	ldur	x8, [x29, #-40]
  4034e4:	ldr	x0, [x8]
  4034e8:	ldur	w9, [x29, #-12]
  4034ec:	mov	w2, #0x1                   	// #1
  4034f0:	add	w1, w9, #0x1
  4034f4:	ldur	x8, [x29, #-40]
  4034f8:	ldr	x8, [x8, #8]
  4034fc:	cmp	x8, #0x0
  403500:	cset	w9, ne  // ne = any
  403504:	eor	w9, w9, #0x1
  403508:	and	w4, w9, #0x1
  40350c:	ldur	x8, [x29, #-8]
  403510:	ldr	w5, [x8, #92]
  403514:	mov	w9, wzr
  403518:	mov	w3, w9
  40351c:	mov	w6, w9
  403520:	bl	402c84 <tigetstr@plt+0x15e4>
  403524:	ldur	x8, [x29, #-48]
  403528:	stur	x8, [x29, #-40]
  40352c:	b	4033a0 <tigetstr@plt+0x1d00>
  403530:	b	40374c <tigetstr@plt+0x20ac>
  403534:	ldr	w8, [sp, #100]
  403538:	ldr	x9, [sp, #48]
  40353c:	ldr	w10, [x9]
  403540:	add	w8, w8, w10
  403544:	ldur	w10, [x29, #-88]
  403548:	subs	w8, w8, w10
  40354c:	ldur	w10, [x29, #-84]
  403550:	add	w8, w8, w10
  403554:	ldr	x11, [sp, #72]
  403558:	ldr	x12, [x11]
  40355c:	ldursw	x13, [x29, #-12]
  403560:	str	w8, [x12, x13, lsl #2]
  403564:	ldr	w8, [x9]
  403568:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  40356c:	add	x12, x12, #0x1f8
  403570:	ldr	w10, [x12]
  403574:	cmp	w8, w10
  403578:	b.lt	4035b0 <tigetstr@plt+0x1f10>  // b.tstop
  40357c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403580:	add	x8, x8, #0x2a0
  403584:	ldr	w9, [x8]
  403588:	cbz	w9, 4035b0 <tigetstr@plt+0x1f10>
  40358c:	ldr	x8, [sp, #64]
  403590:	ldr	x9, [x8]
  403594:	ldr	x0, [x9, #40]
  403598:	bl	4044f4 <tigetstr@plt+0x2e54>
  40359c:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4035a0:	add	x0, x0, #0xa2f
  4035a4:	bl	4044f4 <tigetstr@plt+0x2e54>
  4035a8:	bl	4048a4 <tigetstr@plt+0x3204>
  4035ac:	b	40374c <tigetstr@plt+0x20ac>
  4035b0:	mov	w8, #0x1                   	// #1
  4035b4:	str	w8, [sp, #96]
  4035b8:	ldur	x9, [x29, #-8]
  4035bc:	ldr	x9, [x9, #168]
  4035c0:	stur	x9, [x29, #-40]
  4035c4:	ldur	x8, [x29, #-40]
  4035c8:	cbz	x8, 40374c <tigetstr@plt+0x20ac>
  4035cc:	str	wzr, [sp, #104]
  4035d0:	ldur	x8, [x29, #-40]
  4035d4:	ldr	x8, [x8, #8]
  4035d8:	stur	x8, [x29, #-48]
  4035dc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4035e0:	add	x8, x8, #0x268
  4035e4:	ldr	w9, [x8]
  4035e8:	cbz	w9, 403690 <tigetstr@plt+0x1ff0>
  4035ec:	ldur	x8, [x29, #-40]
  4035f0:	add	x8, x8, #0x8
  4035f4:	stur	x8, [x29, #-64]
  4035f8:	ldur	x8, [x29, #-64]
  4035fc:	ldr	x8, [x8]
  403600:	cbz	x8, 403690 <tigetstr@plt+0x1ff0>
  403604:	ldur	x8, [x29, #-40]
  403608:	ldr	x0, [x8]
  40360c:	ldur	x8, [x29, #-64]
  403610:	ldr	x8, [x8]
  403614:	ldr	x1, [x8]
  403618:	bl	404a10 <tigetstr@plt+0x3370>
  40361c:	cbnz	w0, 403634 <tigetstr@plt+0x1f94>
  403620:	ldur	x8, [x29, #-64]
  403624:	ldr	x8, [x8]
  403628:	add	x8, x8, #0x8
  40362c:	stur	x8, [x29, #-64]
  403630:	b	40368c <tigetstr@plt+0x1fec>
  403634:	ldur	x8, [x29, #-48]
  403638:	ldur	x9, [x29, #-64]
  40363c:	ldr	x9, [x9]
  403640:	cmp	x8, x9
  403644:	b.ne	403658 <tigetstr@plt+0x1fb8>  // b.any
  403648:	ldur	x8, [x29, #-64]
  40364c:	ldr	x8, [x8]
  403650:	ldr	x8, [x8, #8]
  403654:	stur	x8, [x29, #-48]
  403658:	ldr	w8, [sp, #104]
  40365c:	add	w8, w8, #0x1
  403660:	str	w8, [sp, #104]
  403664:	ldur	x9, [x29, #-64]
  403668:	ldr	x9, [x9]
  40366c:	ldr	x9, [x9, #8]
  403670:	stur	x9, [x29, #-56]
  403674:	ldur	x9, [x29, #-64]
  403678:	ldr	x0, [x9]
  40367c:	bl	401580 <free@plt>
  403680:	ldur	x9, [x29, #-56]
  403684:	ldur	x10, [x29, #-64]
  403688:	str	x9, [x10]
  40368c:	b	4035f8 <tigetstr@plt+0x1f58>
  403690:	ldr	w8, [sp, #96]
  403694:	cbz	w8, 4036d4 <tigetstr@plt+0x2034>
  403698:	ldur	x8, [x29, #-48]
  40369c:	cbz	x8, 4036b4 <tigetstr@plt+0x2014>
  4036a0:	ldr	x8, [sp, #64]
  4036a4:	ldr	x9, [x8]
  4036a8:	ldr	x9, [x9, #40]
  4036ac:	str	x9, [sp]
  4036b0:	b	4036c4 <tigetstr@plt+0x2024>
  4036b4:	ldr	x8, [sp, #64]
  4036b8:	ldr	x9, [x8]
  4036bc:	ldr	x9, [x9, #32]
  4036c0:	str	x9, [sp]
  4036c4:	ldr	x8, [sp]
  4036c8:	mov	x0, x8
  4036cc:	bl	4044f4 <tigetstr@plt+0x2e54>
  4036d0:	str	wzr, [sp, #96]
  4036d4:	ldur	x8, [x29, #-40]
  4036d8:	ldr	x0, [x8]
  4036dc:	ldur	w9, [x29, #-12]
  4036e0:	mov	w10, #0x1                   	// #1
  4036e4:	add	w1, w9, #0x1
  4036e8:	ldr	w9, [sp, #104]
  4036ec:	add	w2, w9, #0x1
  4036f0:	ldur	x8, [x29, #-40]
  4036f4:	ldur	x11, [x29, #-8]
  4036f8:	ldr	x11, [x11, #168]
  4036fc:	cmp	x8, x11
  403700:	cset	w9, eq  // eq = none
  403704:	and	w3, w9, #0x1
  403708:	ldur	x8, [x29, #-48]
  40370c:	cmp	x8, #0x0
  403710:	cset	w9, ne  // ne = any
  403714:	eor	w9, w9, #0x1
  403718:	and	w4, w9, #0x1
  40371c:	ldur	x8, [x29, #-8]
  403720:	ldr	w5, [x8, #92]
  403724:	ldur	w9, [x29, #-32]
  403728:	ldr	w12, [sp, #104]
  40372c:	mov	w13, wzr
  403730:	cmp	w12, #0x0
  403734:	csel	w10, w10, w13, ne  // ne = any
  403738:	add	w6, w9, w10
  40373c:	bl	402c84 <tigetstr@plt+0x15e4>
  403740:	ldur	x8, [x29, #-48]
  403744:	stur	x8, [x29, #-40]
  403748:	b	4035c4 <tigetstr@plt+0x1f24>
  40374c:	ldp	x29, x30, [sp, #208]
  403750:	add	sp, sp, #0xe0
  403754:	ret
  403758:	sub	sp, sp, #0x30
  40375c:	stp	x29, x30, [sp, #32]
  403760:	add	x29, sp, #0x20
  403764:	stur	x0, [x29, #-8]
  403768:	stur	w1, [x29, #-12]
  40376c:	ldur	x8, [x29, #-8]
  403770:	cbnz	x8, 403778 <tigetstr@plt+0x20d8>
  403774:	b	403818 <tigetstr@plt+0x2178>
  403778:	ldur	x8, [x29, #-8]
  40377c:	ldr	w9, [x8, #92]
  403780:	ldur	w10, [x29, #-12]
  403784:	cmp	w9, w10
  403788:	b.ne	4037e4 <tigetstr@plt+0x2144>  // b.any
  40378c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403790:	add	x8, x8, #0x2f8
  403794:	ldr	w9, [x8]
  403798:	cbz	w9, 4037a4 <tigetstr@plt+0x2104>
  40379c:	mov	w0, #0xa                   	// #10
  4037a0:	bl	401620 <putchar@plt>
  4037a4:	ldur	x0, [x29, #-8]
  4037a8:	ldur	w5, [x29, #-12]
  4037ac:	mov	w8, wzr
  4037b0:	mov	w1, w8
  4037b4:	mov	w9, #0x1                   	// #1
  4037b8:	mov	w2, w9
  4037bc:	mov	w3, w9
  4037c0:	mov	w4, w9
  4037c4:	mov	w6, w8
  4037c8:	str	w9, [sp, #4]
  4037cc:	bl	402c84 <tigetstr@plt+0x15e4>
  4037d0:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  4037d4:	add	x10, x10, #0x2f8
  4037d8:	ldr	w8, [sp, #4]
  4037dc:	str	w8, [x10]
  4037e0:	b	403818 <tigetstr@plt+0x2178>
  4037e4:	ldur	x8, [x29, #-8]
  4037e8:	ldr	x8, [x8, #168]
  4037ec:	str	x8, [sp, #8]
  4037f0:	ldr	x8, [sp, #8]
  4037f4:	cbz	x8, 403818 <tigetstr@plt+0x2178>
  4037f8:	ldr	x8, [sp, #8]
  4037fc:	ldr	x0, [x8]
  403800:	ldur	w1, [x29, #-12]
  403804:	bl	403758 <tigetstr@plt+0x20b8>
  403808:	ldr	x8, [sp, #8]
  40380c:	ldr	x8, [x8, #8]
  403810:	str	x8, [sp, #8]
  403814:	b	4037f0 <tigetstr@plt+0x2150>
  403818:	ldp	x29, x30, [sp, #32]
  40381c:	add	sp, sp, #0x30
  403820:	ret
  403824:	sub	sp, sp, #0x30
  403828:	stp	x29, x30, [sp, #32]
  40382c:	add	x29, sp, #0x20
  403830:	stur	x0, [x29, #-8]
  403834:	ldur	x8, [x29, #-8]
  403838:	ldr	x8, [x8]
  40383c:	str	x8, [sp, #16]
  403840:	ldr	x8, [sp, #16]
  403844:	cbz	x8, 403874 <tigetstr@plt+0x21d4>
  403848:	ldr	x8, [sp, #16]
  40384c:	ldr	x8, [x8, #16]
  403850:	str	x8, [sp, #8]
  403854:	ldr	x8, [sp, #16]
  403858:	ldr	x0, [x8, #8]
  40385c:	bl	4042a8 <tigetstr@plt+0x2c08>
  403860:	ldr	x0, [sp, #16]
  403864:	bl	401580 <free@plt>
  403868:	ldr	x8, [sp, #8]
  40386c:	str	x8, [sp, #16]
  403870:	b	403840 <tigetstr@plt+0x21a0>
  403874:	ldur	x8, [x29, #-8]
  403878:	mov	x9, xzr
  40387c:	str	x9, [x8]
  403880:	ldp	x29, x30, [sp, #32]
  403884:	add	sp, sp, #0x30
  403888:	ret
  40388c:	stp	x29, x30, [sp, #-32]!
  403890:	str	x28, [sp, #16]
  403894:	mov	x29, sp
  403898:	sub	sp, sp, #0x2, lsl #12
  40389c:	sub	sp, sp, #0x70
  4038a0:	mov	x8, xzr
  4038a4:	mov	x9, #0x43                  	// #67
  4038a8:	adrp	x10, 405000 <tigetstr@plt+0x3960>
  4038ac:	add	x10, x10, #0x995
  4038b0:	adrp	x11, 415000 <tigetstr@plt+0x13960>
  4038b4:	ldr	x11, [x11, #3536]
  4038b8:	stur	x11, [x29, #-8]
  4038bc:	str	w0, [sp, #84]
  4038c0:	str	w1, [sp, #80]
  4038c4:	str	x2, [sp, #72]
  4038c8:	str	x8, [sp, #32]
  4038cc:	str	xzr, [sp, #24]
  4038d0:	mov	x0, x9
  4038d4:	str	x10, [sp, #8]
  4038d8:	bl	401430 <malloc@plt>
  4038dc:	str	x0, [sp, #40]
  4038e0:	cbnz	x0, 4038ec <tigetstr@plt+0x224c>
  4038e4:	mov	w0, #0x2                   	// #2
  4038e8:	bl	401370 <exit@plt>
  4038ec:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4038f0:	add	x8, x8, #0x2ec
  4038f4:	ldr	w9, [x8]
  4038f8:	cbnz	w9, 40391c <tigetstr@plt+0x227c>
  4038fc:	ldr	x0, [sp, #40]
  403900:	ldr	x3, [sp, #72]
  403904:	ldr	x1, [sp, #8]
  403908:	mov	w2, #0x40                  	// #64
  40390c:	bl	4013b0 <sprintf@plt>
  403910:	ldr	x8, [sp, #40]
  403914:	str	x8, [sp, #88]
  403918:	b	403ab4 <tigetstr@plt+0x2414>
  40391c:	ldr	w4, [sp, #84]
  403920:	ldr	w5, [sp, #80]
  403924:	mov	x8, xzr
  403928:	mov	x0, x8
  40392c:	mov	x1, x8
  403930:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  403934:	add	x2, x2, #0x99c
  403938:	adrp	x3, 405000 <tigetstr@plt+0x3960>
  40393c:	add	x3, x3, #0x941
  403940:	bl	4013d0 <snprintf@plt>
  403944:	mov	w1, w0
  403948:	sxtw	x8, w1
  40394c:	str	x8, [sp, #24]
  403950:	ldr	x8, [sp, #24]
  403954:	cmp	x8, #0x0
  403958:	cset	w9, cs  // cs = hs, nlast
  40395c:	tbnz	w9, #0, 403968 <tigetstr@plt+0x22c8>
  403960:	mov	w0, #0x2                   	// #2
  403964:	bl	401370 <exit@plt>
  403968:	ldr	x8, [sp, #24]
  40396c:	add	x8, x8, #0x1
  403970:	str	x8, [sp, #24]
  403974:	ldr	x0, [sp, #24]
  403978:	bl	401430 <malloc@plt>
  40397c:	str	x0, [sp, #32]
  403980:	ldr	x8, [sp, #32]
  403984:	cbnz	x8, 403990 <tigetstr@plt+0x22f0>
  403988:	mov	w0, #0x2                   	// #2
  40398c:	bl	401370 <exit@plt>
  403990:	ldr	x0, [sp, #32]
  403994:	ldr	x1, [sp, #24]
  403998:	ldr	w4, [sp, #84]
  40399c:	ldr	w5, [sp, #80]
  4039a0:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  4039a4:	add	x2, x2, #0x99c
  4039a8:	adrp	x3, 405000 <tigetstr@plt+0x3960>
  4039ac:	add	x3, x3, #0x941
  4039b0:	bl	4013d0 <snprintf@plt>
  4039b4:	str	w0, [sp, #20]
  4039b8:	ldr	w8, [sp, #20]
  4039bc:	cmp	w8, #0x0
  4039c0:	cset	w8, lt  // lt = tstop
  4039c4:	tbnz	w8, #0, 4039d8 <tigetstr@plt+0x2338>
  4039c8:	ldrsw	x8, [sp, #20]
  4039cc:	ldr	x9, [sp, #24]
  4039d0:	cmp	x8, x9
  4039d4:	b.cc	4039e4 <tigetstr@plt+0x2344>  // b.lo, b.ul, b.last
  4039d8:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4039dc:	add	x0, x0, #0x9af
  4039e0:	bl	401390 <perror@plt>
  4039e4:	ldr	x0, [sp, #32]
  4039e8:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  4039ec:	add	x1, x1, #0x388
  4039f0:	bl	401420 <fopen@plt>
  4039f4:	str	x0, [sp, #64]
  4039f8:	cbz	x0, 403a90 <tigetstr@plt+0x23f0>
  4039fc:	ldr	x2, [sp, #64]
  403a00:	add	x0, sp, #0x67
  403a04:	mov	w1, #0x2000                	// #8192
  403a08:	bl	401660 <fgets@plt>
  403a0c:	cbz	x0, 403a88 <tigetstr@plt+0x23e8>
  403a10:	add	x0, sp, #0x67
  403a14:	mov	w1, #0x28                  	// #40
  403a18:	bl	4015a0 <strchr@plt>
  403a1c:	str	x0, [sp, #56]
  403a20:	cbz	x0, 403a88 <tigetstr@plt+0x23e8>
  403a24:	ldr	x0, [sp, #56]
  403a28:	mov	w1, #0x29                  	// #41
  403a2c:	bl	4014e0 <strrchr@plt>
  403a30:	str	x0, [sp, #48]
  403a34:	cbz	x0, 403a88 <tigetstr@plt+0x23e8>
  403a38:	ldr	x8, [sp, #56]
  403a3c:	add	x8, x8, #0x1
  403a40:	str	x8, [sp, #56]
  403a44:	ldr	x8, [sp, #48]
  403a48:	mov	w9, #0x0                   	// #0
  403a4c:	strb	w9, [x8]
  403a50:	ldr	x0, [sp, #40]
  403a54:	ldr	x3, [sp, #56]
  403a58:	ldr	x1, [sp, #8]
  403a5c:	mov	w2, #0x40                  	// #64
  403a60:	bl	4013b0 <sprintf@plt>
  403a64:	ldr	x8, [sp, #64]
  403a68:	mov	x0, x8
  403a6c:	bl	4013e0 <fclose@plt>
  403a70:	ldr	x8, [sp, #32]
  403a74:	mov	x0, x8
  403a78:	bl	401580 <free@plt>
  403a7c:	ldr	x8, [sp, #40]
  403a80:	str	x8, [sp, #88]
  403a84:	b	403ab4 <tigetstr@plt+0x2414>
  403a88:	ldr	x0, [sp, #64]
  403a8c:	bl	4013e0 <fclose@plt>
  403a90:	ldr	x0, [sp, #32]
  403a94:	bl	401580 <free@plt>
  403a98:	ldr	x0, [sp, #40]
  403a9c:	ldr	x3, [sp, #72]
  403aa0:	ldr	x1, [sp, #8]
  403aa4:	mov	w2, #0x40                  	// #64
  403aa8:	bl	4013b0 <sprintf@plt>
  403aac:	ldr	x8, [sp, #40]
  403ab0:	str	x8, [sp, #88]
  403ab4:	ldr	x0, [sp, #88]
  403ab8:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  403abc:	ldr	x8, [x8, #3536]
  403ac0:	ldur	x9, [x29, #-8]
  403ac4:	cmp	x8, x9
  403ac8:	str	x0, [sp]
  403acc:	b.ne	403ae8 <tigetstr@plt+0x2448>  // b.any
  403ad0:	ldr	x0, [sp]
  403ad4:	add	sp, sp, #0x2, lsl #12
  403ad8:	add	sp, sp, #0x70
  403adc:	ldr	x28, [sp, #16]
  403ae0:	ldp	x29, x30, [sp], #32
  403ae4:	ret
  403ae8:	bl	4014c0 <__stack_chk_fail@plt>
  403aec:	sub	sp, sp, #0x50
  403af0:	stp	x29, x30, [sp, #64]
  403af4:	add	x29, sp, #0x40
  403af8:	ldr	x8, [x29, #16]
  403afc:	stur	x0, [x29, #-8]
  403b00:	stur	w1, [x29, #-12]
  403b04:	stur	w2, [x29, #-16]
  403b08:	stur	w3, [x29, #-20]
  403b0c:	stur	w4, [x29, #-24]
  403b10:	str	x5, [sp, #32]
  403b14:	str	w6, [sp, #28]
  403b18:	strb	w7, [sp, #27]
  403b1c:	str	x8, [sp, #16]
  403b20:	ldur	w0, [x29, #-12]
  403b24:	bl	402a00 <tigetstr@plt+0x1360>
  403b28:	str	x0, [sp, #8]
  403b2c:	cbnz	x0, 403b4c <tigetstr@plt+0x24ac>
  403b30:	ldur	x0, [x29, #-8]
  403b34:	ldur	w1, [x29, #-12]
  403b38:	ldur	w2, [x29, #-24]
  403b3c:	ldr	x3, [sp, #16]
  403b40:	bl	403cc4 <tigetstr@plt+0x2624>
  403b44:	str	x0, [sp, #8]
  403b48:	b	403b5c <tigetstr@plt+0x24bc>
  403b4c:	ldr	x0, [sp, #8]
  403b50:	ldur	x1, [x29, #-8]
  403b54:	ldur	w2, [x29, #-24]
  403b58:	bl	403db4 <tigetstr@plt+0x2714>
  403b5c:	ldr	x8, [sp, #32]
  403b60:	cbz	x8, 403b74 <tigetstr@plt+0x24d4>
  403b64:	ldr	x0, [sp, #8]
  403b68:	ldr	x1, [sp, #32]
  403b6c:	ldr	w2, [sp, #28]
  403b70:	bl	403ee4 <tigetstr@plt+0x2844>
  403b74:	ldur	w8, [x29, #-12]
  403b78:	ldur	w9, [x29, #-16]
  403b7c:	cmp	w8, w9
  403b80:	b.ne	403b88 <tigetstr@plt+0x24e8>  // b.any
  403b84:	stur	wzr, [x29, #-16]
  403b88:	ldur	w8, [x29, #-20]
  403b8c:	ldr	x9, [sp, #8]
  403b90:	str	w8, [x9, #88]
  403b94:	ldrb	w8, [sp, #27]
  403b98:	cbz	w8, 403bac <tigetstr@plt+0x250c>
  403b9c:	ldr	x8, [sp, #8]
  403ba0:	ldrb	w9, [x8, #160]
  403ba4:	orr	w9, w9, #0x2
  403ba8:	strb	w9, [x8, #160]
  403bac:	ldur	w0, [x29, #-16]
  403bb0:	bl	402a00 <tigetstr@plt+0x1360>
  403bb4:	str	x0, [sp]
  403bb8:	cbnz	x0, 403bdc <tigetstr@plt+0x253c>
  403bbc:	ldur	w1, [x29, #-16]
  403bc0:	ldr	x3, [sp, #16]
  403bc4:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403bc8:	add	x0, x0, #0x9c8
  403bcc:	mov	w8, wzr
  403bd0:	mov	w2, w8
  403bd4:	bl	403cc4 <tigetstr@plt+0x2624>
  403bd8:	str	x0, [sp]
  403bdc:	ldur	w8, [x29, #-12]
  403be0:	cbz	w8, 403bfc <tigetstr@plt+0x255c>
  403be4:	ldr	x0, [sp]
  403be8:	ldr	x1, [sp, #8]
  403bec:	bl	40409c <tigetstr@plt+0x29fc>
  403bf0:	ldr	x8, [sp]
  403bf4:	ldr	x9, [sp, #8]
  403bf8:	str	x8, [x9, #176]
  403bfc:	ldp	x29, x30, [sp, #64]
  403c00:	add	sp, sp, #0x50
  403c04:	ret
  403c08:	sub	sp, sp, #0x30
  403c0c:	stp	x29, x30, [sp, #32]
  403c10:	add	x29, sp, #0x20
  403c14:	mov	w8, #0x1                   	// #1
  403c18:	stur	x0, [x29, #-8]
  403c1c:	mov	w0, w8
  403c20:	bl	402a00 <tigetstr@plt+0x1360>
  403c24:	str	x0, [sp, #16]
  403c28:	cbnz	x0, 403c4c <tigetstr@plt+0x25ac>
  403c2c:	ldur	x3, [x29, #-8]
  403c30:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403c34:	add	x0, x0, #0x9c8
  403c38:	mov	w1, #0x1                   	// #1
  403c3c:	mov	w8, wzr
  403c40:	mov	w2, w8
  403c44:	bl	403cc4 <tigetstr@plt+0x2624>
  403c48:	str	x0, [sp, #16]
  403c4c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403c50:	add	x8, x8, #0x300
  403c54:	ldr	x8, [x8]
  403c58:	str	x8, [sp, #8]
  403c5c:	ldr	x8, [sp, #8]
  403c60:	cbz	x8, 403cb8 <tigetstr@plt+0x2618>
  403c64:	ldr	x8, [sp, #8]
  403c68:	ldr	w9, [x8, #84]
  403c6c:	cmp	w9, #0x1
  403c70:	b.eq	403c80 <tigetstr@plt+0x25e0>  // b.none
  403c74:	ldr	x8, [sp, #8]
  403c78:	ldr	w9, [x8, #84]
  403c7c:	cbnz	w9, 403c84 <tigetstr@plt+0x25e4>
  403c80:	b	403ca8 <tigetstr@plt+0x2608>
  403c84:	ldr	x8, [sp, #8]
  403c88:	ldr	x8, [x8, #176]
  403c8c:	cbnz	x8, 403ca8 <tigetstr@plt+0x2608>
  403c90:	ldr	x0, [sp, #16]
  403c94:	ldr	x1, [sp, #8]
  403c98:	bl	40409c <tigetstr@plt+0x29fc>
  403c9c:	ldr	x8, [sp, #16]
  403ca0:	ldr	x9, [sp, #8]
  403ca4:	str	x8, [x9, #176]
  403ca8:	ldr	x8, [sp, #8]
  403cac:	ldr	x8, [x8, #184]
  403cb0:	str	x8, [sp, #8]
  403cb4:	b	403c5c <tigetstr@plt+0x25bc>
  403cb8:	ldp	x29, x30, [sp, #32]
  403cbc:	add	sp, sp, #0x30
  403cc0:	ret
  403cc4:	sub	sp, sp, #0x40
  403cc8:	stp	x29, x30, [sp, #48]
  403ccc:	add	x29, sp, #0x30
  403cd0:	mov	x8, #0xc0                  	// #192
  403cd4:	stur	x0, [x29, #-8]
  403cd8:	stur	w1, [x29, #-12]
  403cdc:	stur	w2, [x29, #-16]
  403ce0:	str	x3, [sp, #24]
  403ce4:	mov	x0, x8
  403ce8:	bl	401430 <malloc@plt>
  403cec:	str	x0, [sp, #16]
  403cf0:	cbnz	x0, 403d08 <tigetstr@plt+0x2668>
  403cf4:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403cf8:	add	x0, x0, #0x93a
  403cfc:	bl	401390 <perror@plt>
  403d00:	mov	w0, #0x1                   	// #1
  403d04:	bl	401370 <exit@plt>
  403d08:	ldr	x0, [sp, #16]
  403d0c:	ldur	x1, [x29, #-8]
  403d10:	mov	x2, #0x42                  	// #66
  403d14:	bl	4015f0 <strncpy@plt>
  403d18:	ldr	x8, [sp, #16]
  403d1c:	mov	w9, #0x0                   	// #0
  403d20:	strb	w9, [x8, #65]
  403d24:	ldur	w10, [x29, #-12]
  403d28:	ldr	x8, [sp, #16]
  403d2c:	str	w10, [x8, #84]
  403d30:	ldur	w10, [x29, #-16]
  403d34:	ldr	x8, [sp, #16]
  403d38:	str	w10, [x8, #92]
  403d3c:	ldr	x8, [sp, #16]
  403d40:	strb	w9, [x8, #160]
  403d44:	ldr	x8, [sp, #16]
  403d48:	str	wzr, [x8, #80]
  403d4c:	ldr	x8, [sp, #16]
  403d50:	mov	x11, xzr
  403d54:	str	x11, [x8, #72]
  403d58:	ldr	x8, [sp, #24]
  403d5c:	ldr	x12, [sp, #16]
  403d60:	str	x8, [x12, #96]
  403d64:	ldr	x8, [sp, #16]
  403d68:	str	x11, [x8, #168]
  403d6c:	ldr	x8, [sp, #16]
  403d70:	str	x11, [x8, #176]
  403d74:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403d78:	add	x8, x8, #0x300
  403d7c:	ldr	x11, [x8]
  403d80:	ldr	x12, [sp, #16]
  403d84:	str	x11, [x12, #184]
  403d88:	ldr	x11, [sp, #16]
  403d8c:	mov	x0, x11
  403d90:	str	x8, [sp, #8]
  403d94:	bl	4041c4 <tigetstr@plt+0x2b24>
  403d98:	ldr	x8, [sp, #16]
  403d9c:	ldr	x11, [sp, #8]
  403da0:	str	x8, [x11]
  403da4:	mov	x0, x8
  403da8:	ldp	x29, x30, [sp, #48]
  403dac:	add	sp, sp, #0x40
  403db0:	ret
  403db4:	sub	sp, sp, #0x50
  403db8:	stp	x29, x30, [sp, #64]
  403dbc:	add	x29, sp, #0x40
  403dc0:	mov	x8, #0x42                  	// #66
  403dc4:	mov	w9, #0x0                   	// #0
  403dc8:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  403dcc:	add	x10, x10, #0x2d8
  403dd0:	stur	x0, [x29, #-8]
  403dd4:	stur	x1, [x29, #-16]
  403dd8:	stur	w2, [x29, #-20]
  403ddc:	ldur	x0, [x29, #-8]
  403de0:	ldur	x1, [x29, #-16]
  403de4:	mov	x2, x8
  403de8:	str	w9, [sp, #12]
  403dec:	str	x10, [sp]
  403df0:	bl	4015f0 <strncpy@plt>
  403df4:	ldur	x8, [x29, #-8]
  403df8:	ldr	w9, [sp, #12]
  403dfc:	strb	w9, [x8, #65]
  403e00:	ldur	w11, [x29, #-20]
  403e04:	ldur	x8, [x29, #-8]
  403e08:	str	w11, [x8, #92]
  403e0c:	ldr	x8, [sp]
  403e10:	ldr	w11, [x8]
  403e14:	cbnz	w11, 403ed8 <tigetstr@plt+0x2838>
  403e18:	ldur	x8, [x29, #-8]
  403e1c:	ldr	x8, [x8, #176]
  403e20:	cbz	x8, 403ed8 <tigetstr@plt+0x2838>
  403e24:	ldur	x8, [x29, #-8]
  403e28:	ldr	x8, [x8, #176]
  403e2c:	str	x8, [sp, #24]
  403e30:	ldr	x8, [sp, #24]
  403e34:	add	x8, x8, #0xa8
  403e38:	str	x8, [sp, #16]
  403e3c:	ldr	x8, [sp, #16]
  403e40:	ldr	x8, [x8]
  403e44:	cbz	x8, 403ed8 <tigetstr@plt+0x2838>
  403e48:	ldr	x8, [sp, #16]
  403e4c:	ldr	x8, [x8]
  403e50:	ldr	x8, [x8, #8]
  403e54:	cbz	x8, 403ec4 <tigetstr@plt+0x2824>
  403e58:	ldr	x8, [sp, #16]
  403e5c:	ldr	x8, [x8]
  403e60:	ldr	x0, [x8]
  403e64:	ldr	x8, [sp, #16]
  403e68:	ldr	x8, [x8]
  403e6c:	ldr	x8, [x8, #8]
  403e70:	ldr	x1, [x8]
  403e74:	bl	401530 <strcmp@plt>
  403e78:	cmp	w0, #0x0
  403e7c:	cset	w9, le
  403e80:	tbnz	w9, #0, 403ec4 <tigetstr@plt+0x2824>
  403e84:	ldr	x8, [sp, #16]
  403e88:	ldr	x8, [x8]
  403e8c:	ldr	x8, [x8]
  403e90:	str	x8, [sp, #32]
  403e94:	ldr	x8, [sp, #16]
  403e98:	ldr	x8, [x8]
  403e9c:	ldr	x8, [x8, #8]
  403ea0:	ldr	x8, [x8]
  403ea4:	ldr	x9, [sp, #16]
  403ea8:	ldr	x9, [x9]
  403eac:	str	x8, [x9]
  403eb0:	ldr	x8, [sp, #32]
  403eb4:	ldr	x9, [sp, #16]
  403eb8:	ldr	x9, [x9]
  403ebc:	ldr	x9, [x9, #8]
  403ec0:	str	x8, [x9]
  403ec4:	ldr	x8, [sp, #16]
  403ec8:	ldr	x8, [x8]
  403ecc:	add	x8, x8, #0x8
  403ed0:	str	x8, [sp, #16]
  403ed4:	b	403e3c <tigetstr@plt+0x279c>
  403ed8:	ldp	x29, x30, [sp, #64]
  403edc:	add	sp, sp, #0x50
  403ee0:	ret
  403ee4:	sub	sp, sp, #0x40
  403ee8:	stp	x29, x30, [sp, #48]
  403eec:	add	x29, sp, #0x30
  403ef0:	stur	x0, [x29, #-8]
  403ef4:	stur	x1, [x29, #-16]
  403ef8:	stur	w2, [x29, #-20]
  403efc:	ldur	w8, [x29, #-20]
  403f00:	cbnz	w8, 403f14 <tigetstr@plt+0x2874>
  403f04:	ldur	x8, [x29, #-8]
  403f08:	mov	w9, #0xffffffff            	// #-1
  403f0c:	str	w9, [x8, #80]
  403f10:	b	404090 <tigetstr@plt+0x29f0>
  403f14:	ldur	x8, [x29, #-8]
  403f18:	str	wzr, [x8, #80]
  403f1c:	str	wzr, [sp, #12]
  403f20:	ldr	w8, [sp, #12]
  403f24:	ldur	w9, [x29, #-20]
  403f28:	subs	w9, w9, #0x1
  403f2c:	cmp	w8, w9
  403f30:	b.ge	403f68 <tigetstr@plt+0x28c8>  // b.tcont
  403f34:	ldur	x8, [x29, #-16]
  403f38:	ldrsw	x9, [sp, #12]
  403f3c:	add	x8, x8, x9
  403f40:	ldrb	w10, [x8]
  403f44:	cbnz	w10, 403f58 <tigetstr@plt+0x28b8>
  403f48:	ldur	x8, [x29, #-8]
  403f4c:	ldr	w9, [x8, #80]
  403f50:	add	w9, w9, #0x1
  403f54:	str	w9, [x8, #80]
  403f58:	ldr	w8, [sp, #12]
  403f5c:	add	w8, w8, #0x1
  403f60:	str	w8, [sp, #12]
  403f64:	b	403f20 <tigetstr@plt+0x2880>
  403f68:	ldur	x8, [x29, #-8]
  403f6c:	ldr	w9, [x8, #80]
  403f70:	cbnz	w9, 403f78 <tigetstr@plt+0x28d8>
  403f74:	b	404090 <tigetstr@plt+0x29f0>
  403f78:	ldur	x8, [x29, #-8]
  403f7c:	ldrsw	x8, [x8, #80]
  403f80:	mov	x9, #0x8                   	// #8
  403f84:	mul	x0, x9, x8
  403f88:	bl	401430 <malloc@plt>
  403f8c:	ldur	x8, [x29, #-8]
  403f90:	str	x0, [x8, #72]
  403f94:	cbnz	x0, 403fac <tigetstr@plt+0x290c>
  403f98:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403f9c:	add	x0, x0, #0x93a
  403fa0:	bl	401390 <perror@plt>
  403fa4:	mov	w0, #0x1                   	// #1
  403fa8:	bl	401370 <exit@plt>
  403fac:	ldur	x0, [x29, #-16]
  403fb0:	mov	w8, wzr
  403fb4:	mov	w1, w8
  403fb8:	bl	4015a0 <strchr@plt>
  403fbc:	add	x9, x0, #0x1
  403fc0:	str	x9, [sp, #16]
  403fc4:	ldr	x9, [sp, #16]
  403fc8:	ldur	x10, [x29, #-16]
  403fcc:	subs	x9, x9, x10
  403fd0:	ldursw	x10, [x29, #-20]
  403fd4:	subs	x9, x10, x9
  403fd8:	stur	w9, [x29, #-20]
  403fdc:	ldursw	x0, [x29, #-20]
  403fe0:	bl	401430 <malloc@plt>
  403fe4:	ldur	x10, [x29, #-8]
  403fe8:	ldr	x10, [x10, #72]
  403fec:	str	x0, [x10]
  403ff0:	cbnz	x0, 404008 <tigetstr@plt+0x2968>
  403ff4:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  403ff8:	add	x0, x0, #0x93a
  403ffc:	bl	401390 <perror@plt>
  404000:	mov	w0, #0x1                   	// #1
  404004:	bl	401370 <exit@plt>
  404008:	ldur	x8, [x29, #-8]
  40400c:	ldr	x8, [x8, #72]
  404010:	ldr	x8, [x8]
  404014:	ldr	x1, [sp, #16]
  404018:	ldursw	x2, [x29, #-20]
  40401c:	mov	x0, x8
  404020:	str	x8, [sp]
  404024:	bl	401350 <memcpy@plt>
  404028:	ldr	x8, [sp]
  40402c:	str	x8, [sp, #16]
  404030:	mov	w9, #0x1                   	// #1
  404034:	str	w9, [sp, #12]
  404038:	ldr	w8, [sp, #12]
  40403c:	ldur	x9, [x29, #-8]
  404040:	ldr	w10, [x9, #80]
  404044:	cmp	w8, w10
  404048:	b.ge	404090 <tigetstr@plt+0x29f0>  // b.tcont
  40404c:	ldr	x0, [sp, #16]
  404050:	mov	w8, wzr
  404054:	mov	w1, w8
  404058:	bl	4015a0 <strchr@plt>
  40405c:	add	x9, x0, #0x1
  404060:	str	x9, [sp, #16]
  404064:	ldur	x10, [x29, #-8]
  404068:	ldr	x10, [x10, #72]
  40406c:	ldrsw	x11, [sp, #12]
  404070:	mov	x12, #0x8                   	// #8
  404074:	mul	x11, x12, x11
  404078:	add	x10, x10, x11
  40407c:	str	x9, [x10]
  404080:	ldr	w8, [sp, #12]
  404084:	add	w8, w8, #0x1
  404088:	str	w8, [sp, #12]
  40408c:	b	404038 <tigetstr@plt+0x2998>
  404090:	ldp	x29, x30, [sp, #48]
  404094:	add	sp, sp, #0x40
  404098:	ret
  40409c:	sub	sp, sp, #0x40
  4040a0:	stp	x29, x30, [sp, #48]
  4040a4:	add	x29, sp, #0x30
  4040a8:	mov	x8, #0x10                  	// #16
  4040ac:	stur	x0, [x29, #-8]
  4040b0:	stur	x1, [x29, #-16]
  4040b4:	mov	x0, x8
  4040b8:	bl	401430 <malloc@plt>
  4040bc:	str	x0, [sp, #24]
  4040c0:	cbnz	x0, 4040d8 <tigetstr@plt+0x2a38>
  4040c4:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4040c8:	add	x0, x0, #0x93a
  4040cc:	bl	401390 <perror@plt>
  4040d0:	mov	w0, #0x1                   	// #1
  4040d4:	bl	401370 <exit@plt>
  4040d8:	ldur	x8, [x29, #-16]
  4040dc:	ldr	x9, [sp, #24]
  4040e0:	str	x8, [x9]
  4040e4:	ldur	x8, [x29, #-8]
  4040e8:	add	x8, x8, #0xa8
  4040ec:	str	x8, [sp, #16]
  4040f0:	ldr	x8, [sp, #16]
  4040f4:	ldr	x8, [x8]
  4040f8:	cbz	x8, 40419c <tigetstr@plt+0x2afc>
  4040fc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404100:	add	x8, x8, #0x2d8
  404104:	ldr	w9, [x8]
  404108:	cbz	w9, 404134 <tigetstr@plt+0x2a94>
  40410c:	ldr	x8, [sp, #16]
  404110:	ldr	x8, [x8]
  404114:	ldr	x8, [x8]
  404118:	ldr	w9, [x8, #84]
  40411c:	ldur	x8, [x29, #-16]
  404120:	ldr	w10, [x8, #84]
  404124:	cmp	w9, w10
  404128:	b.le	404130 <tigetstr@plt+0x2a90>
  40412c:	b	40419c <tigetstr@plt+0x2afc>
  404130:	b	404188 <tigetstr@plt+0x2ae8>
  404134:	ldr	x8, [sp, #16]
  404138:	ldr	x8, [x8]
  40413c:	ldr	x0, [x8]
  404140:	ldur	x1, [x29, #-16]
  404144:	bl	401530 <strcmp@plt>
  404148:	str	w0, [sp, #12]
  40414c:	cmp	w0, #0x0
  404150:	cset	w9, le
  404154:	tbnz	w9, #0, 40415c <tigetstr@plt+0x2abc>
  404158:	b	40419c <tigetstr@plt+0x2afc>
  40415c:	ldr	w8, [sp, #12]
  404160:	cbnz	w8, 404188 <tigetstr@plt+0x2ae8>
  404164:	ldr	x8, [sp, #16]
  404168:	ldr	x8, [x8]
  40416c:	ldr	x8, [x8]
  404170:	ldr	w9, [x8, #92]
  404174:	ldur	x8, [x29, #-16]
  404178:	ldr	w10, [x8, #92]
  40417c:	cmp	w9, w10
  404180:	b.ls	404188 <tigetstr@plt+0x2ae8>  // b.plast
  404184:	b	40419c <tigetstr@plt+0x2afc>
  404188:	ldr	x8, [sp, #16]
  40418c:	ldr	x8, [x8]
  404190:	add	x8, x8, #0x8
  404194:	str	x8, [sp, #16]
  404198:	b	4040f0 <tigetstr@plt+0x2a50>
  40419c:	ldr	x8, [sp, #16]
  4041a0:	ldr	x8, [x8]
  4041a4:	ldr	x9, [sp, #24]
  4041a8:	str	x8, [x9, #8]
  4041ac:	ldr	x8, [sp, #24]
  4041b0:	ldr	x9, [sp, #16]
  4041b4:	str	x8, [x9]
  4041b8:	ldp	x29, x30, [sp, #48]
  4041bc:	add	sp, sp, #0x40
  4041c0:	ret
  4041c4:	sub	sp, sp, #0x100
  4041c8:	stp	x29, x30, [sp, #240]
  4041cc:	add	x29, sp, #0xf0
  4041d0:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  4041d4:	ldr	x8, [x8, #3536]
  4041d8:	stur	x8, [x29, #-8]
  4041dc:	str	x0, [sp, #40]
  4041e0:	ldr	x8, [sp, #40]
  4041e4:	ldr	w9, [x8, #84]
  4041e8:	str	w9, [sp, #36]
  4041ec:	str	wzr, [sp, #32]
  4041f0:	ldr	w8, [sp, #32]
  4041f4:	cmp	w8, #0x7
  4041f8:	b.ge	404284 <tigetstr@plt+0x2be4>  // b.tcont
  4041fc:	ldr	w3, [sp, #36]
  404200:	ldr	w0, [sp, #32]
  404204:	str	w3, [sp, #28]
  404208:	bl	4017bc <tigetstr@plt+0x11c>
  40420c:	add	x8, sp, #0x36
  404210:	str	x0, [sp, #16]
  404214:	mov	x0, x8
  404218:	mov	x1, #0x32                  	// #50
  40421c:	adrp	x2, 405000 <tigetstr@plt+0x3960>
  404220:	add	x2, x2, #0x92b
  404224:	ldr	w3, [sp, #28]
  404228:	ldr	x4, [sp, #16]
  40422c:	str	x8, [sp, #8]
  404230:	bl	4013d0 <snprintf@plt>
  404234:	ldr	x8, [sp, #8]
  404238:	mov	x0, x8
  40423c:	add	x1, sp, #0x68
  404240:	bl	404d28 <tigetstr@plt+0x3688>
  404244:	cbz	w0, 404260 <tigetstr@plt+0x2bc0>
  404248:	ldr	x8, [sp, #40]
  40424c:	add	x8, x8, #0x68
  404250:	ldrsw	x9, [sp, #32]
  404254:	mov	x10, xzr
  404258:	str	x10, [x8, x9, lsl #3]
  40425c:	b	404274 <tigetstr@plt+0x2bd4>
  404260:	ldr	x8, [sp, #112]
  404264:	ldr	x9, [sp, #40]
  404268:	add	x9, x9, #0x68
  40426c:	ldrsw	x10, [sp, #32]
  404270:	str	x8, [x9, x10, lsl #3]
  404274:	ldr	w8, [sp, #32]
  404278:	add	w8, w8, #0x1
  40427c:	str	w8, [sp, #32]
  404280:	b	4041f0 <tigetstr@plt+0x2b50>
  404284:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  404288:	ldr	x8, [x8, #3536]
  40428c:	ldur	x9, [x29, #-8]
  404290:	cmp	x8, x9
  404294:	b.ne	4042a4 <tigetstr@plt+0x2c04>  // b.any
  404298:	ldp	x29, x30, [sp, #240]
  40429c:	add	sp, sp, #0x100
  4042a0:	ret
  4042a4:	bl	4014c0 <__stack_chk_fail@plt>
  4042a8:	sub	sp, sp, #0x30
  4042ac:	stp	x29, x30, [sp, #32]
  4042b0:	add	x29, sp, #0x20
  4042b4:	stur	x0, [x29, #-8]
  4042b8:	ldur	x8, [x29, #-8]
  4042bc:	str	x8, [sp, #16]
  4042c0:	ldr	x8, [sp, #16]
  4042c4:	cbz	x8, 4042e8 <tigetstr@plt+0x2c48>
  4042c8:	ldr	x8, [sp, #16]
  4042cc:	ldr	x8, [x8, #8]
  4042d0:	str	x8, [sp, #8]
  4042d4:	ldr	x0, [sp, #16]
  4042d8:	bl	401580 <free@plt>
  4042dc:	ldr	x8, [sp, #8]
  4042e0:	str	x8, [sp, #16]
  4042e4:	b	4042c0 <tigetstr@plt+0x2c20>
  4042e8:	ldp	x29, x30, [sp, #32]
  4042ec:	add	sp, sp, #0x30
  4042f0:	ret
  4042f4:	sub	sp, sp, #0x50
  4042f8:	stp	x29, x30, [sp, #64]
  4042fc:	add	x29, sp, #0x40
  404300:	mov	x8, xzr
  404304:	stur	x0, [x29, #-8]
  404308:	stur	x1, [x29, #-16]
  40430c:	stur	w2, [x29, #-20]
  404310:	str	x8, [sp, #24]
  404314:	ldur	x8, [x29, #-8]
  404318:	ldr	x8, [x8]
  40431c:	str	x8, [sp, #32]
  404320:	ldr	x8, [sp, #32]
  404324:	cbz	x8, 404368 <tigetstr@plt+0x2cc8>
  404328:	ldr	x8, [sp, #32]
  40432c:	ldr	x8, [x8]
  404330:	ldur	x9, [x29, #-16]
  404334:	add	x9, x9, #0x68
  404338:	ldur	w10, [x29, #-20]
  40433c:	mov	w11, w10
  404340:	ldr	x9, [x9, x11, lsl #3]
  404344:	cmp	x8, x9
  404348:	b.ne	404350 <tigetstr@plt+0x2cb0>  // b.any
  40434c:	b	404368 <tigetstr@plt+0x2cc8>
  404350:	ldr	x8, [sp, #32]
  404354:	str	x8, [sp, #24]
  404358:	ldr	x8, [sp, #32]
  40435c:	ldr	x8, [x8, #16]
  404360:	str	x8, [sp, #32]
  404364:	b	404320 <tigetstr@plt+0x2c80>
  404368:	ldr	x8, [sp, #32]
  40436c:	cbnz	x8, 4043e8 <tigetstr@plt+0x2d48>
  404370:	mov	x0, #0x18                  	// #24
  404374:	bl	401430 <malloc@plt>
  404378:	str	x0, [sp, #32]
  40437c:	cbnz	x0, 404394 <tigetstr@plt+0x2cf4>
  404380:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  404384:	add	x0, x0, #0x93a
  404388:	bl	401390 <perror@plt>
  40438c:	mov	w0, #0x1                   	// #1
  404390:	bl	401370 <exit@plt>
  404394:	ldr	x8, [sp, #32]
  404398:	str	xzr, [x8]
  40439c:	str	xzr, [x8, #8]
  4043a0:	str	xzr, [x8, #16]
  4043a4:	ldur	x8, [x29, #-16]
  4043a8:	add	x8, x8, #0x68
  4043ac:	ldur	w9, [x29, #-20]
  4043b0:	mov	w10, w9
  4043b4:	ldr	x8, [x8, x10, lsl #3]
  4043b8:	ldr	x10, [sp, #32]
  4043bc:	str	x8, [x10]
  4043c0:	ldur	x8, [x29, #-8]
  4043c4:	ldr	x8, [x8]
  4043c8:	cbnz	x8, 4043dc <tigetstr@plt+0x2d3c>
  4043cc:	ldr	x8, [sp, #32]
  4043d0:	ldur	x9, [x29, #-8]
  4043d4:	str	x8, [x9]
  4043d8:	b	4043e8 <tigetstr@plt+0x2d48>
  4043dc:	ldr	x8, [sp, #32]
  4043e0:	ldr	x9, [sp, #24]
  4043e4:	str	x8, [x9, #16]
  4043e8:	ldr	x8, [sp, #32]
  4043ec:	add	x8, x8, #0x8
  4043f0:	str	x8, [sp, #8]
  4043f4:	ldr	x8, [sp, #8]
  4043f8:	ldr	x8, [x8]
  4043fc:	cbz	x8, 404414 <tigetstr@plt+0x2d74>
  404400:	ldr	x8, [sp, #8]
  404404:	ldr	x8, [x8]
  404408:	add	x8, x8, #0x8
  40440c:	str	x8, [sp, #8]
  404410:	b	4043f4 <tigetstr@plt+0x2d54>
  404414:	mov	x0, #0x10                  	// #16
  404418:	bl	401430 <malloc@plt>
  40441c:	ldr	x8, [sp, #8]
  404420:	str	x0, [x8]
  404424:	cbnz	x0, 40443c <tigetstr@plt+0x2d9c>
  404428:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  40442c:	add	x0, x0, #0x93a
  404430:	bl	401390 <perror@plt>
  404434:	mov	w0, #0x1                   	// #1
  404438:	bl	401370 <exit@plt>
  40443c:	ldur	x8, [x29, #-16]
  404440:	ldr	x9, [sp, #8]
  404444:	ldr	x9, [x9]
  404448:	str	x8, [x9]
  40444c:	ldr	x8, [sp, #8]
  404450:	ldr	x8, [x8]
  404454:	mov	x9, xzr
  404458:	str	x9, [x8, #8]
  40445c:	ldur	x8, [x29, #-16]
  404460:	ldr	x8, [x8, #176]
  404464:	cbz	x8, 4044e8 <tigetstr@plt+0x2e48>
  404468:	ldur	x8, [x29, #-16]
  40446c:	ldr	x8, [x8, #176]
  404470:	add	x8, x8, #0xa8
  404474:	str	x8, [sp, #8]
  404478:	ldr	x8, [sp, #8]
  40447c:	ldr	x8, [x8]
  404480:	cbz	x8, 4044dc <tigetstr@plt+0x2e3c>
  404484:	ldr	x8, [sp, #8]
  404488:	ldr	x8, [x8]
  40448c:	ldr	x8, [x8]
  404490:	ldur	x9, [x29, #-16]
  404494:	cmp	x8, x9
  404498:	b.ne	4044c8 <tigetstr@plt+0x2e28>  // b.any
  40449c:	ldr	x8, [sp, #8]
  4044a0:	ldr	x8, [x8]
  4044a4:	ldr	x8, [x8, #8]
  4044a8:	str	x8, [sp, #16]
  4044ac:	ldr	x8, [sp, #8]
  4044b0:	ldr	x0, [x8]
  4044b4:	bl	401580 <free@plt>
  4044b8:	ldr	x8, [sp, #16]
  4044bc:	ldr	x9, [sp, #8]
  4044c0:	str	x8, [x9]
  4044c4:	b	4044dc <tigetstr@plt+0x2e3c>
  4044c8:	ldr	x8, [sp, #8]
  4044cc:	ldr	x8, [x8]
  4044d0:	add	x8, x8, #0x8
  4044d4:	str	x8, [sp, #8]
  4044d8:	b	404478 <tigetstr@plt+0x2dd8>
  4044dc:	ldur	x8, [x29, #-16]
  4044e0:	mov	x9, xzr
  4044e4:	str	x9, [x8, #176]
  4044e8:	ldp	x29, x30, [sp, #64]
  4044ec:	add	sp, sp, #0x50
  4044f0:	ret
  4044f4:	sub	sp, sp, #0x20
  4044f8:	stp	x29, x30, [sp, #16]
  4044fc:	add	x29, sp, #0x10
  404500:	str	x0, [sp, #8]
  404504:	ldr	x8, [sp, #8]
  404508:	ldrb	w9, [x8]
  40450c:	cbz	w9, 404528 <tigetstr@plt+0x2e88>
  404510:	ldr	x8, [sp, #8]
  404514:	add	x9, x8, #0x1
  404518:	str	x9, [sp, #8]
  40451c:	ldrb	w0, [x8]
  404520:	bl	404534 <tigetstr@plt+0x2e94>
  404524:	b	404504 <tigetstr@plt+0x2e64>
  404528:	ldp	x29, x30, [sp, #16]
  40452c:	add	sp, sp, #0x20
  404530:	ret
  404534:	sub	sp, sp, #0x30
  404538:	stp	x29, x30, [sp, #32]
  40453c:	add	x29, sp, #0x20
  404540:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404544:	add	x8, x8, #0x308
  404548:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  40454c:	add	x9, x9, #0x2a4
  404550:	sturb	w0, [x29, #-1]
  404554:	ldr	w10, [x8]
  404558:	str	x8, [sp, #16]
  40455c:	str	x9, [sp, #8]
  404560:	cbnz	w10, 4045fc <tigetstr@plt+0x2f5c>
  404564:	ldurb	w8, [x29, #-1]
  404568:	and	w8, w8, #0x80
  40456c:	cbnz	w8, 404580 <tigetstr@plt+0x2ee0>
  404570:	mov	w8, #0x1                   	// #1
  404574:	ldr	x9, [sp, #16]
  404578:	str	w8, [x9]
  40457c:	b	4045ec <tigetstr@plt+0x2f4c>
  404580:	ldurb	w8, [x29, #-1]
  404584:	and	w8, w8, #0xe0
  404588:	cmp	w8, #0xc0
  40458c:	b.ne	4045a0 <tigetstr@plt+0x2f00>  // b.any
  404590:	mov	w8, #0x2                   	// #2
  404594:	ldr	x9, [sp, #16]
  404598:	str	w8, [x9]
  40459c:	b	4045ec <tigetstr@plt+0x2f4c>
  4045a0:	ldurb	w8, [x29, #-1]
  4045a4:	and	w8, w8, #0xf0
  4045a8:	cmp	w8, #0xe0
  4045ac:	b.ne	4045c0 <tigetstr@plt+0x2f20>  // b.any
  4045b0:	mov	w8, #0x3                   	// #3
  4045b4:	ldr	x9, [sp, #16]
  4045b8:	str	w8, [x9]
  4045bc:	b	4045ec <tigetstr@plt+0x2f4c>
  4045c0:	ldurb	w8, [x29, #-1]
  4045c4:	and	w8, w8, #0xf8
  4045c8:	cmp	w8, #0xf0
  4045cc:	b.ne	4045e0 <tigetstr@plt+0x2f40>  // b.any
  4045d0:	mov	w8, #0x4                   	// #4
  4045d4:	ldr	x9, [sp, #16]
  4045d8:	str	w8, [x9]
  4045dc:	b	4045ec <tigetstr@plt+0x2f4c>
  4045e0:	mov	w8, #0x1                   	// #1
  4045e4:	ldr	x9, [sp, #16]
  4045e8:	str	w8, [x9]
  4045ec:	ldr	x8, [sp, #8]
  4045f0:	ldr	w9, [x8]
  4045f4:	add	w9, w9, #0x1
  4045f8:	str	w9, [x8]
  4045fc:	ldr	x8, [sp, #16]
  404600:	ldr	w9, [x8]
  404604:	subs	w9, w9, #0x1
  404608:	str	w9, [x8]
  40460c:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  404610:	add	x10, x10, #0x2a0
  404614:	ldr	w9, [x10]
  404618:	cbz	w9, 404638 <tigetstr@plt+0x2f98>
  40461c:	ldr	x8, [sp, #8]
  404620:	ldr	w9, [x8]
  404624:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  404628:	add	x10, x10, #0x1f8
  40462c:	ldr	w11, [x10]
  404630:	cmp	w9, w11
  404634:	b.gt	404644 <tigetstr@plt+0x2fa4>
  404638:	ldurb	w0, [x29, #-1]
  40463c:	bl	401620 <putchar@plt>
  404640:	b	40467c <tigetstr@plt+0x2fdc>
  404644:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404648:	add	x8, x8, #0x2a0
  40464c:	ldr	w9, [x8]
  404650:	cbz	w9, 40467c <tigetstr@plt+0x2fdc>
  404654:	ldr	x8, [sp, #8]
  404658:	ldr	w9, [x8]
  40465c:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  404660:	add	x10, x10, #0x1f8
  404664:	ldr	w11, [x10]
  404668:	add	w11, w11, #0x1
  40466c:	cmp	w9, w11
  404670:	b.ne	40467c <tigetstr@plt+0x2fdc>  // b.any
  404674:	mov	w0, #0x2b                  	// #43
  404678:	bl	401620 <putchar@plt>
  40467c:	ldp	x29, x30, [sp, #32]
  404680:	add	sp, sp, #0x30
  404684:	ret
  404688:	sub	sp, sp, #0x20
  40468c:	stp	x29, x30, [sp, #16]
  404690:	add	x29, sp, #0x10
  404694:	mov	w8, #0x1                   	// #1
  404698:	stur	w0, [x29, #-4]
  40469c:	str	wzr, [sp, #8]
  4046a0:	str	w8, [sp, #4]
  4046a4:	ldur	w8, [x29, #-4]
  4046a8:	ldr	w9, [sp, #4]
  4046ac:	sdiv	w8, w8, w9
  4046b0:	cbz	w8, 4046d4 <tigetstr@plt+0x3034>
  4046b4:	ldr	w8, [sp, #8]
  4046b8:	add	w8, w8, #0x1
  4046bc:	str	w8, [sp, #8]
  4046c0:	ldr	w8, [sp, #4]
  4046c4:	mov	w9, #0xa                   	// #10
  4046c8:	mul	w8, w8, w9
  4046cc:	str	w8, [sp, #4]
  4046d0:	b	4046a4 <tigetstr@plt+0x3004>
  4046d4:	ldr	w8, [sp, #8]
  4046d8:	cbnz	w8, 4046e4 <tigetstr@plt+0x3044>
  4046dc:	mov	w8, #0x1                   	// #1
  4046e0:	str	w8, [sp, #8]
  4046e4:	ldr	w8, [sp, #4]
  4046e8:	mov	w9, #0xa                   	// #10
  4046ec:	sdiv	w8, w8, w9
  4046f0:	str	w8, [sp, #4]
  4046f4:	ldr	w8, [sp, #4]
  4046f8:	cbz	w8, 404738 <tigetstr@plt+0x3098>
  4046fc:	ldur	w8, [x29, #-4]
  404700:	ldr	w9, [sp, #4]
  404704:	sdiv	w8, w8, w9
  404708:	mov	w9, #0xa                   	// #10
  40470c:	sdiv	w10, w8, w9
  404710:	mul	w9, w10, w9
  404714:	subs	w8, w8, w9
  404718:	add	w8, w8, #0x30
  40471c:	mov	w0, w8
  404720:	bl	404534 <tigetstr@plt+0x2e94>
  404724:	ldr	w8, [sp, #4]
  404728:	mov	w9, #0xa                   	// #10
  40472c:	sdiv	w8, w8, w9
  404730:	str	w8, [sp, #4]
  404734:	b	4046f4 <tigetstr@plt+0x3054>
  404738:	ldr	w0, [sp, #8]
  40473c:	ldp	x29, x30, [sp, #16]
  404740:	add	sp, sp, #0x20
  404744:	ret
  404748:	sub	sp, sp, #0x50
  40474c:	stp	x29, x30, [sp, #64]
  404750:	add	x29, sp, #0x40
  404754:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  404758:	ldr	x8, [x8, #3536]
  40475c:	stur	x8, [x29, #-8]
  404760:	stur	x0, [x29, #-24]
  404764:	str	wzr, [sp, #28]
  404768:	ldur	x8, [x29, #-24]
  40476c:	str	x8, [sp, #32]
  404770:	ldr	x8, [sp, #32]
  404774:	ldrb	w9, [x8]
  404778:	cbz	w9, 40482c <tigetstr@plt+0x318c>
  40477c:	ldr	x8, [sp, #32]
  404780:	ldrb	w9, [x8]
  404784:	cmp	w9, #0x5c
  404788:	b.ne	4047a8 <tigetstr@plt+0x3108>  // b.any
  40478c:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  404790:	add	x0, x0, #0xa31
  404794:	bl	4044f4 <tigetstr@plt+0x2e54>
  404798:	ldr	w8, [sp, #28]
  40479c:	add	w8, w8, #0x2
  4047a0:	str	w8, [sp, #28]
  4047a4:	b	40481c <tigetstr@plt+0x317c>
  4047a8:	ldr	x8, [sp, #32]
  4047ac:	ldrb	w9, [x8]
  4047b0:	cmp	w9, #0x20
  4047b4:	b.lt	4047e4 <tigetstr@plt+0x3144>  // b.tstop
  4047b8:	ldr	x8, [sp, #32]
  4047bc:	ldrb	w9, [x8]
  4047c0:	cmp	w9, #0x7e
  4047c4:	b.gt	4047e4 <tigetstr@plt+0x3144>
  4047c8:	ldr	x8, [sp, #32]
  4047cc:	ldrb	w0, [x8]
  4047d0:	bl	404534 <tigetstr@plt+0x2e94>
  4047d4:	ldr	w9, [sp, #28]
  4047d8:	add	w9, w9, #0x1
  4047dc:	str	w9, [sp, #28]
  4047e0:	b	40481c <tigetstr@plt+0x317c>
  4047e4:	ldr	x8, [sp, #32]
  4047e8:	ldrb	w2, [x8]
  4047ec:	sub	x8, x29, #0xd
  4047f0:	mov	x0, x8
  4047f4:	adrp	x1, 405000 <tigetstr@plt+0x3960>
  4047f8:	add	x1, x1, #0xa34
  4047fc:	str	x8, [sp, #16]
  404800:	bl	4013b0 <sprintf@plt>
  404804:	ldr	x8, [sp, #16]
  404808:	mov	x0, x8
  40480c:	bl	4044f4 <tigetstr@plt+0x2e54>
  404810:	ldr	w9, [sp, #28]
  404814:	add	w9, w9, #0x4
  404818:	str	w9, [sp, #28]
  40481c:	ldr	x8, [sp, #32]
  404820:	add	x8, x8, #0x1
  404824:	str	x8, [sp, #32]
  404828:	b	404770 <tigetstr@plt+0x30d0>
  40482c:	ldr	w0, [sp, #28]
  404830:	adrp	x8, 415000 <tigetstr@plt+0x13960>
  404834:	ldr	x8, [x8, #3536]
  404838:	ldur	x9, [x29, #-8]
  40483c:	cmp	x8, x9
  404840:	str	w0, [sp, #12]
  404844:	b.ne	404858 <tigetstr@plt+0x31b8>  // b.any
  404848:	ldr	w0, [sp, #12]
  40484c:	ldp	x29, x30, [sp, #64]
  404850:	add	sp, sp, #0x50
  404854:	ret
  404858:	bl	4014c0 <__stack_chk_fail@plt>
  40485c:	sub	sp, sp, #0x20
  404860:	stp	x29, x30, [sp, #16]
  404864:	add	x29, sp, #0x10
  404868:	adrp	x8, 405000 <tigetstr@plt+0x3960>
  40486c:	add	x8, x8, #0xa3a
  404870:	adrp	x9, 405000 <tigetstr@plt+0x3960>
  404874:	add	x9, x9, #0xa3c
  404878:	str	x0, [sp, #8]
  40487c:	mov	x0, x8
  404880:	str	x9, [sp]
  404884:	bl	4044f4 <tigetstr@plt+0x2e54>
  404888:	ldr	x0, [sp, #8]
  40488c:	bl	4044f4 <tigetstr@plt+0x2e54>
  404890:	ldr	x0, [sp]
  404894:	bl	4044f4 <tigetstr@plt+0x2e54>
  404898:	ldp	x29, x30, [sp, #16]
  40489c:	add	sp, sp, #0x20
  4048a0:	ret
  4048a4:	sub	sp, sp, #0x20
  4048a8:	stp	x29, x30, [sp, #16]
  4048ac:	add	x29, sp, #0x10
  4048b0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4048b4:	add	x8, x8, #0x324
  4048b8:	ldrb	w9, [x8]
  4048bc:	str	x8, [sp, #8]
  4048c0:	cbz	w9, 4048f0 <tigetstr@plt+0x3250>
  4048c4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4048c8:	add	x8, x8, #0x2a4
  4048cc:	ldr	w9, [x8]
  4048d0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4048d4:	add	x8, x8, #0x1f8
  4048d8:	ldr	w10, [x8]
  4048dc:	cmp	w9, w10
  4048e0:	b.ne	4048f0 <tigetstr@plt+0x3250>  // b.any
  4048e4:	ldr	x8, [sp, #8]
  4048e8:	ldrb	w0, [x8]
  4048ec:	bl	401620 <putchar@plt>
  4048f0:	mov	w8, #0x0                   	// #0
  4048f4:	ldr	x9, [sp, #8]
  4048f8:	strb	w8, [x9]
  4048fc:	mov	w0, #0xa                   	// #10
  404900:	bl	401620 <putchar@plt>
  404904:	mov	w8, #0x1                   	// #1
  404908:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  40490c:	add	x9, x9, #0x2a4
  404910:	str	w8, [x9]
  404914:	ldp	x29, x30, [sp, #16]
  404918:	add	sp, sp, #0x20
  40491c:	ret
  404920:	sub	sp, sp, #0x30
  404924:	stp	x29, x30, [sp, #32]
  404928:	add	x29, sp, #0x20
  40492c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404930:	add	x8, x8, #0x328
  404934:	stur	w0, [x29, #-4]
  404938:	ldur	w9, [x29, #-4]
  40493c:	ldr	w10, [x8]
  404940:	cmp	w9, w10
  404944:	str	x8, [sp, #16]
  404948:	b.lt	404a04 <tigetstr@plt+0x3364>  // b.tstop
  40494c:	ldr	x8, [sp, #16]
  404950:	ldr	w9, [x8]
  404954:	cbnz	w9, 404968 <tigetstr@plt+0x32c8>
  404958:	mov	w8, #0x64                  	// #100
  40495c:	ldr	x9, [sp, #16]
  404960:	str	w8, [x9]
  404964:	b	40497c <tigetstr@plt+0x32dc>
  404968:	ldr	x8, [sp, #16]
  40496c:	ldr	w9, [x8]
  404970:	mov	w10, #0x2                   	// #2
  404974:	mul	w9, w9, w10
  404978:	str	w9, [x8]
  40497c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404980:	add	x8, x8, #0x310
  404984:	ldr	x0, [x8]
  404988:	ldr	x9, [sp, #16]
  40498c:	ldrsw	x10, [x9]
  404990:	mov	x11, #0x4                   	// #4
  404994:	mul	x1, x10, x11
  404998:	str	x8, [sp, #8]
  40499c:	bl	4014a0 <realloc@plt>
  4049a0:	ldr	x8, [sp, #8]
  4049a4:	str	x0, [x8]
  4049a8:	cbnz	x0, 4049c0 <tigetstr@plt+0x3320>
  4049ac:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4049b0:	add	x0, x0, #0xa3e
  4049b4:	bl	401390 <perror@plt>
  4049b8:	mov	w0, #0x1                   	// #1
  4049bc:	bl	401370 <exit@plt>
  4049c0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4049c4:	add	x8, x8, #0x318
  4049c8:	ldr	x0, [x8]
  4049cc:	ldr	x9, [sp, #16]
  4049d0:	ldrsw	x10, [x9]
  4049d4:	mov	x11, #0x4                   	// #4
  4049d8:	mul	x1, x10, x11
  4049dc:	str	x8, [sp]
  4049e0:	bl	4014a0 <realloc@plt>
  4049e4:	ldr	x8, [sp]
  4049e8:	str	x0, [x8]
  4049ec:	cbnz	x0, 404a04 <tigetstr@plt+0x3364>
  4049f0:	adrp	x0, 405000 <tigetstr@plt+0x3960>
  4049f4:	add	x0, x0, #0xa3e
  4049f8:	bl	401390 <perror@plt>
  4049fc:	mov	w0, #0x1                   	// #1
  404a00:	bl	401370 <exit@plt>
  404a04:	ldp	x29, x30, [sp, #32]
  404a08:	add	sp, sp, #0x30
  404a0c:	ret
  404a10:	sub	sp, sp, #0x50
  404a14:	stp	x29, x30, [sp, #64]
  404a18:	add	x29, sp, #0x40
  404a1c:	stur	x0, [x29, #-16]
  404a20:	stur	x1, [x29, #-24]
  404a24:	ldur	x0, [x29, #-16]
  404a28:	ldur	x1, [x29, #-24]
  404a2c:	bl	401530 <strcmp@plt>
  404a30:	cbz	w0, 404a3c <tigetstr@plt+0x339c>
  404a34:	stur	wzr, [x29, #-4]
  404a38:	b	404b7c <tigetstr@plt+0x34dc>
  404a3c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404a40:	add	x8, x8, #0x2f4
  404a44:	ldr	w9, [x8]
  404a48:	cbz	w9, 404a6c <tigetstr@plt+0x33cc>
  404a4c:	ldur	x8, [x29, #-16]
  404a50:	ldr	w9, [x8, #92]
  404a54:	ldur	x8, [x29, #-24]
  404a58:	ldr	w10, [x8, #92]
  404a5c:	cmp	w9, w10
  404a60:	b.eq	404a6c <tigetstr@plt+0x33cc>  // b.none
  404a64:	stur	wzr, [x29, #-4]
  404a68:	b	404b7c <tigetstr@plt+0x34dc>
  404a6c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404a70:	add	x8, x8, #0x2e8
  404a74:	ldr	w9, [x8]
  404a78:	cbz	w9, 404acc <tigetstr@plt+0x342c>
  404a7c:	str	wzr, [sp, #20]
  404a80:	ldr	w8, [sp, #20]
  404a84:	cmp	w8, #0x7
  404a88:	b.ge	404acc <tigetstr@plt+0x342c>  // b.tcont
  404a8c:	ldur	x8, [x29, #-16]
  404a90:	add	x8, x8, #0x68
  404a94:	ldrsw	x9, [sp, #20]
  404a98:	ldr	x8, [x8, x9, lsl #3]
  404a9c:	ldur	x9, [x29, #-24]
  404aa0:	add	x9, x9, #0x68
  404aa4:	ldrsw	x10, [sp, #20]
  404aa8:	ldr	x9, [x9, x10, lsl #3]
  404aac:	cmp	x8, x9
  404ab0:	b.eq	404abc <tigetstr@plt+0x341c>  // b.none
  404ab4:	stur	wzr, [x29, #-4]
  404ab8:	b	404b7c <tigetstr@plt+0x34dc>
  404abc:	ldr	w8, [sp, #20]
  404ac0:	add	w8, w8, #0x1
  404ac4:	str	w8, [sp, #20]
  404ac8:	b	404a80 <tigetstr@plt+0x33e0>
  404acc:	ldur	x8, [x29, #-16]
  404ad0:	ldr	x8, [x8, #168]
  404ad4:	str	x8, [sp, #32]
  404ad8:	ldur	x8, [x29, #-24]
  404adc:	ldr	x8, [x8, #168]
  404ae0:	str	x8, [sp, #24]
  404ae4:	ldr	x8, [sp, #32]
  404ae8:	mov	w9, #0x0                   	// #0
  404aec:	str	w9, [sp, #16]
  404af0:	cbz	x8, 404b04 <tigetstr@plt+0x3464>
  404af4:	ldr	x8, [sp, #24]
  404af8:	cmp	x8, #0x0
  404afc:	cset	w9, ne  // ne = any
  404b00:	str	w9, [sp, #16]
  404b04:	ldr	w8, [sp, #16]
  404b08:	tbnz	w8, #0, 404b10 <tigetstr@plt+0x3470>
  404b0c:	b	404b4c <tigetstr@plt+0x34ac>
  404b10:	ldr	x8, [sp, #32]
  404b14:	ldr	x0, [x8]
  404b18:	ldr	x8, [sp, #24]
  404b1c:	ldr	x1, [x8]
  404b20:	bl	404a10 <tigetstr@plt+0x3370>
  404b24:	cbnz	w0, 404b30 <tigetstr@plt+0x3490>
  404b28:	stur	wzr, [x29, #-4]
  404b2c:	b	404b7c <tigetstr@plt+0x34dc>
  404b30:	ldr	x8, [sp, #32]
  404b34:	ldr	x8, [x8, #8]
  404b38:	str	x8, [sp, #32]
  404b3c:	ldr	x8, [sp, #24]
  404b40:	ldr	x8, [x8, #8]
  404b44:	str	x8, [sp, #24]
  404b48:	b	404ae4 <tigetstr@plt+0x3444>
  404b4c:	ldr	x8, [sp, #32]
  404b50:	mov	w9, #0x1                   	// #1
  404b54:	str	w9, [sp, #12]
  404b58:	cbnz	x8, 404b6c <tigetstr@plt+0x34cc>
  404b5c:	ldr	x8, [sp, #24]
  404b60:	cmp	x8, #0x0
  404b64:	cset	w9, ne  // ne = any
  404b68:	str	w9, [sp, #12]
  404b6c:	ldr	w8, [sp, #12]
  404b70:	eor	w8, w8, #0x1
  404b74:	and	w8, w8, #0x1
  404b78:	stur	w8, [x29, #-4]
  404b7c:	ldur	w0, [x29, #-4]
  404b80:	ldp	x29, x30, [sp, #64]
  404b84:	add	sp, sp, #0x50
  404b88:	ret
  404b8c:	sub	sp, sp, #0x20
  404b90:	stp	x29, x30, [sp, #16]
  404b94:	add	x29, sp, #0x10
  404b98:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404b9c:	add	x8, x8, #0x310
  404ba0:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  404ba4:	add	x9, x9, #0x318
  404ba8:	ldr	x10, [x8]
  404bac:	str	x8, [sp, #8]
  404bb0:	str	x9, [sp]
  404bb4:	cbz	x10, 404bd0 <tigetstr@plt+0x3530>
  404bb8:	ldr	x8, [sp, #8]
  404bbc:	ldr	x0, [x8]
  404bc0:	bl	401580 <free@plt>
  404bc4:	mov	x8, xzr
  404bc8:	ldr	x9, [sp, #8]
  404bcc:	str	x8, [x9]
  404bd0:	ldr	x8, [sp]
  404bd4:	ldr	x9, [x8]
  404bd8:	cbz	x9, 404bf4 <tigetstr@plt+0x3554>
  404bdc:	ldr	x8, [sp]
  404be0:	ldr	x0, [x8]
  404be4:	bl	401580 <free@plt>
  404be8:	mov	x8, xzr
  404bec:	ldr	x9, [sp]
  404bf0:	str	x8, [x9]
  404bf4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404bf8:	add	x8, x8, #0x328
  404bfc:	str	wzr, [x8]
  404c00:	ldp	x29, x30, [sp, #16]
  404c04:	add	sp, sp, #0x20
  404c08:	ret
  404c0c:	sub	sp, sp, #0x20
  404c10:	stp	x29, x30, [sp, #16]
  404c14:	add	x29, sp, #0x10
  404c18:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404c1c:	add	x8, x8, #0x300
  404c20:	ldr	x8, [x8]
  404c24:	str	x8, [sp, #8]
  404c28:	ldr	x8, [sp, #8]
  404c2c:	cbz	x8, 404c84 <tigetstr@plt+0x35e4>
  404c30:	ldr	x8, [sp, #8]
  404c34:	ldr	x8, [x8, #184]
  404c38:	str	x8, [sp]
  404c3c:	ldr	x8, [sp, #8]
  404c40:	ldr	x0, [x8, #168]
  404c44:	bl	4042a8 <tigetstr@plt+0x2c08>
  404c48:	ldr	x8, [sp, #8]
  404c4c:	ldr	x8, [x8, #72]
  404c50:	cbz	x8, 404c70 <tigetstr@plt+0x35d0>
  404c54:	ldr	x8, [sp, #8]
  404c58:	ldr	x8, [x8, #72]
  404c5c:	ldr	x0, [x8]
  404c60:	bl	401580 <free@plt>
  404c64:	ldr	x8, [sp, #8]
  404c68:	ldr	x0, [x8, #72]
  404c6c:	bl	401580 <free@plt>
  404c70:	ldr	x0, [sp, #8]
  404c74:	bl	401580 <free@plt>
  404c78:	ldr	x8, [sp]
  404c7c:	str	x8, [sp, #8]
  404c80:	b	404c28 <tigetstr@plt+0x3588>
  404c84:	mov	x8, xzr
  404c88:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  404c8c:	add	x9, x9, #0x300
  404c90:	str	x8, [x9]
  404c94:	ldp	x29, x30, [sp, #16]
  404c98:	add	sp, sp, #0x20
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-64]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	adrp	x20, 415000 <tigetstr@plt+0x13960>
  404cb0:	add	x20, x20, #0xdc8
  404cb4:	stp	x21, x22, [sp, #32]
  404cb8:	adrp	x21, 415000 <tigetstr@plt+0x13960>
  404cbc:	add	x21, x21, #0xdc0
  404cc0:	sub	x20, x20, x21
  404cc4:	mov	w22, w0
  404cc8:	stp	x23, x24, [sp, #48]
  404ccc:	mov	x23, x1
  404cd0:	mov	x24, x2
  404cd4:	bl	401310 <memcpy@plt-0x40>
  404cd8:	cmp	xzr, x20, asr #3
  404cdc:	b.eq	404d08 <tigetstr@plt+0x3668>  // b.none
  404ce0:	asr	x20, x20, #3
  404ce4:	mov	x19, #0x0                   	// #0
  404ce8:	ldr	x3, [x21, x19, lsl #3]
  404cec:	mov	x2, x24
  404cf0:	add	x19, x19, #0x1
  404cf4:	mov	x1, x23
  404cf8:	mov	w0, w22
  404cfc:	blr	x3
  404d00:	cmp	x20, x19
  404d04:	b.ne	404ce8 <tigetstr@plt+0x3648>  // b.any
  404d08:	ldp	x19, x20, [sp, #16]
  404d0c:	ldp	x21, x22, [sp, #32]
  404d10:	ldp	x23, x24, [sp, #48]
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	nop
  404d20:	ret
  404d24:	nop
  404d28:	mov	x2, x1
  404d2c:	mov	x1, x0
  404d30:	mov	w0, #0x0                   	// #0
  404d34:	b	401630 <__xstat@plt>

Disassembly of section .fini:

0000000000404d38 <.fini>:
  404d38:	stp	x29, x30, [sp, #-16]!
  404d3c:	mov	x29, sp
  404d40:	ldp	x29, x30, [sp], #16
  404d44:	ret
