# Design: Design MooreMachine already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "module_moore"
# Compile Architecture "Behavioral" of Entity "module_moore"
# Top-level unit(s) detected:
# Entity => module_moore
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "top_level"
# Compile Architecture "rtl" of Entity "top_level"
# Error: COMP96_0019: 32More.vhd : (32, 0): Keyword 'end' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "shift_and_add"
# Compile Architecture "rtl" of Entity "shift_and_add"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Error: COMP96_0010: 32More.vhd : (5, 8): Invalid literal.
# Error: COMP96_0010: 32More.vhd : (12, 6): Invalid literal.
# Error: COMP96_0018: 32More.vhd : (5, 8): Identifier expected.
# Error: COMP96_0016: 32More.vhd : (5, 11): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Error: COMP96_0010: 32More.vhd : (5, 8): Invalid literal.
# Error: COMP96_0010: 32More.vhd : (12, 6): Invalid literal.
# Error: COMP96_0018: 32More.vhd : (5, 8): Identifier expected.
# Error: COMP96_0016: 32More.vhd : (5, 11): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "more"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (26, 2): Keyword 'begin' expected.
# Error: COMP96_0016: 32More.vhd : (26, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (41, 8): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (43, 11): Keyword 'case' expected.
# Error: COMP96_0036: 32More.vhd : (43, 13): Boolean expression expected.
# Error: COMP96_0019: 32More.vhd : (44, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (50, 8): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (52, 11): Keyword 'process' expected.
# Error: COMP96_0019: 32More.vhd : (53, 6): Keyword 'end' expected.
# Error: COMP96_0016: 32More.vhd : (53, 11): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (50, 8): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (52, 11): Keyword 'case' expected.
# Error: COMP96_0036: 32More.vhd : (52, 13): Boolean expression expected.
# Error: COMP96_0019: 32More.vhd : (53, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (59, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (61, 10): Keyword 'process' expected.
# Error: COMP96_0019: 32More.vhd : (62, 6): Keyword 'end' expected.
# Error: COMP96_0016: 32More.vhd : (62, 11): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (59, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (61, 10): Keyword 'case' expected.
# Error: COMP96_0036: 32More.vhd : (61, 12): Boolean expression expected.
# Error: COMP96_0019: 32More.vhd : (62, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (68, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (70, 10): Keyword 'process' expected.
# Error: COMP96_0019: 32More.vhd : (71, 6): Keyword 'end' expected.
# Error: COMP96_0016: 32More.vhd : (71, 11): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (77, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (79, 10): Keyword 'case' expected.
# Error: COMP96_0036: 32More.vhd : (79, 12): Boolean expression expected.
# Error: COMP96_0019: 32More.vhd : (80, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (86, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (88, 10): Keyword 'process' expected.
# Error: COMP96_0019: 32More.vhd : (89, 6): Keyword 'end' expected.
# Error: COMP96_0016: 32More.vhd : (89, 11): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (93, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (93, 12): Keyword 'case' expected.
# Error: COMP96_0019: 32More.vhd : (98, 7): Keyword 'then' expected.
# Error: COMP96_0019: 32More.vhd : (100, 10): Keyword 'process' expected.
# Error: COMP96_0019: 32More.vhd : (101, 6): Keyword 'end' expected.
# Error: COMP96_0016: 32More.vhd : (101, 11): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Error: COMP96_0019: 32More.vhd : (93, 6): Keyword 'end' expected.
# Error: COMP96_0019: 32More.vhd : (93, 12): Keyword 'case' expected.
# Error: COMP96_0019: 32More.vhd : (101, 6): Keyword 'end' expected.
# Error: COMP96_0015: 32More.vhd : (103, 9): ';' expected.
# Error: COMP96_0016: 32More.vhd : (103, 13): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/TestBench/module_moore_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/TestBench/module_moore_TB.vhd
# Compile Entity "module_moore_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "module_moore_tb"
# Compile Configuration "TESTBENCH_FOR_module_moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+module_moore module_moore Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5402 kB (elbread=427 elab2=4836 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:24 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:25 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
run
endsim
# KERNEL: stopped at time: 409873310 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:30 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 2594276390 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:30 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
run
endsim
# KERNEL: stopped at time: 367625740 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:31 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:33 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
run
endsim
# KERNEL: stopped at time: 451738230 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:33 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run
endsim
# KERNEL: stopped at time: 1346908020 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:33 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/TestBench/module_moore_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/TestBench/module_moore_TB.vhd
# Compile Entity "module_moore_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "module_moore_tb"
# Compile Configuration "TESTBENCH_FOR_module_moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:34 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 4 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:40 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 4 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/TestBench/module_moore_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/TestBench/module_moore_TB.vhd
# Compile Entity "module_moore_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "module_moore_tb"
# Compile Configuration "TESTBENCH_FOR_module_moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work MooreMachine -2002  $dsn/src/32More.vhd $dsn/src/TestBench/module_moore_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/32More.vhd
# Compile Entity "moore"
# Compile Architecture "behavioral" of Entity "moore"
# File: C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/TestBench/module_moore_TB.vhd
# Compile Entity "module_moore_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "module_moore_tb"
# Compile Configuration "TESTBENCH_FOR_module_moore"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+module_moore_tb module_moore_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5404 kB (elbread=427 elab2=4838 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\lenovo\Desktop\cad final\CAD Project\MooreMachine\MooreMachine\src\wave.asdb
#  9:41 PM, Wednesday, June 28, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/lenovo/Desktop/cad final/CAD Project/MooreMachine/MooreMachine/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 4 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
endsim
# VSIM: Simulation has finished.
