$date
	Sun Apr 18 01:07:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module inputRegister_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clear_bar $end
$var reg 1 # clk $end
$var reg 1 $ mode $end
$var reg 8 % parallel_in [7:0] $end
$var reg 1 & preset_bar $end
$var reg 1 ' serial_in $end
$scope module IR $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 8 ( parallel_in [7:0] $end
$var wire 1 & preset_bar $end
$var wire 1 ' serial_in $end
$var wire 1 ! serial_out $end
$var wire 7 ) s [6:0] $end
$scope module u0 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 * parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 ' serial_in $end
$var wire 1 + serial_out $end
$var wire 1 , s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 - CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 . Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 + Q $end
$var wire 1 / Qn $end
$var wire 1 0 s1 $end
$var wire 1 1 s2 $end
$var wire 1 2 s3 $end
$var wire 1 3 s4 $end
$var wire 1 4 s5 $end
$var wire 1 5 s6 $end
$var wire 1 , D $end
$upscope $end
$scope module mux1 $end
$var wire 1 6 s0 $end
$var wire 1 7 s1 $end
$var wire 1 * u $end
$var wire 1 ' v $end
$var wire 1 $ x $end
$var wire 1 8 x_bar $end
$var wire 1 , z $end
$upscope $end
$upscope $end
$scope module u1 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 9 parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 : serial_in $end
$var wire 1 ; serial_out $end
$var wire 1 < s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 = CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 > Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 ; Q $end
$var wire 1 ? Qn $end
$var wire 1 @ s1 $end
$var wire 1 A s2 $end
$var wire 1 B s3 $end
$var wire 1 C s4 $end
$var wire 1 D s5 $end
$var wire 1 E s6 $end
$var wire 1 < D $end
$upscope $end
$scope module mux1 $end
$var wire 1 F s0 $end
$var wire 1 G s1 $end
$var wire 1 9 u $end
$var wire 1 : v $end
$var wire 1 $ x $end
$var wire 1 H x_bar $end
$var wire 1 < z $end
$upscope $end
$upscope $end
$scope module u2 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 I parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 J serial_in $end
$var wire 1 K serial_out $end
$var wire 1 L s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 M CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 N Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 K Q $end
$var wire 1 O Qn $end
$var wire 1 P s1 $end
$var wire 1 Q s2 $end
$var wire 1 R s3 $end
$var wire 1 S s4 $end
$var wire 1 T s5 $end
$var wire 1 U s6 $end
$var wire 1 L D $end
$upscope $end
$scope module mux1 $end
$var wire 1 V s0 $end
$var wire 1 W s1 $end
$var wire 1 I u $end
$var wire 1 J v $end
$var wire 1 $ x $end
$var wire 1 X x_bar $end
$var wire 1 L z $end
$upscope $end
$upscope $end
$scope module u3 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 Y parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 Z serial_in $end
$var wire 1 [ serial_out $end
$var wire 1 \ s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 ] CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 ^ Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 [ Q $end
$var wire 1 _ Qn $end
$var wire 1 ` s1 $end
$var wire 1 a s2 $end
$var wire 1 b s3 $end
$var wire 1 c s4 $end
$var wire 1 d s5 $end
$var wire 1 e s6 $end
$var wire 1 \ D $end
$upscope $end
$scope module mux1 $end
$var wire 1 f s0 $end
$var wire 1 g s1 $end
$var wire 1 Y u $end
$var wire 1 Z v $end
$var wire 1 $ x $end
$var wire 1 h x_bar $end
$var wire 1 \ z $end
$upscope $end
$upscope $end
$scope module u4 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 i parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 j serial_in $end
$var wire 1 k serial_out $end
$var wire 1 l s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 m CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 n Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 k Q $end
$var wire 1 o Qn $end
$var wire 1 p s1 $end
$var wire 1 q s2 $end
$var wire 1 r s3 $end
$var wire 1 s s4 $end
$var wire 1 t s5 $end
$var wire 1 u s6 $end
$var wire 1 l D $end
$upscope $end
$scope module mux1 $end
$var wire 1 v s0 $end
$var wire 1 w s1 $end
$var wire 1 i u $end
$var wire 1 j v $end
$var wire 1 $ x $end
$var wire 1 x x_bar $end
$var wire 1 l z $end
$upscope $end
$upscope $end
$scope module u5 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 y parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 z serial_in $end
$var wire 1 { serial_out $end
$var wire 1 | s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 } CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 ~ Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 { Q $end
$var wire 1 !" Qn $end
$var wire 1 "" s1 $end
$var wire 1 #" s2 $end
$var wire 1 $" s3 $end
$var wire 1 %" s4 $end
$var wire 1 &" s5 $end
$var wire 1 '" s6 $end
$var wire 1 | D $end
$upscope $end
$scope module mux1 $end
$var wire 1 (" s0 $end
$var wire 1 )" s1 $end
$var wire 1 y u $end
$var wire 1 z v $end
$var wire 1 $ x $end
$var wire 1 *" x_bar $end
$var wire 1 | z $end
$upscope $end
$upscope $end
$scope module u6 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 +" parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 ," serial_in $end
$var wire 1 -" serial_out $end
$var wire 1 ." s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 /" CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 0" Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 -" Q $end
$var wire 1 1" Qn $end
$var wire 1 2" s1 $end
$var wire 1 3" s2 $end
$var wire 1 4" s3 $end
$var wire 1 5" s4 $end
$var wire 1 6" s5 $end
$var wire 1 7" s6 $end
$var wire 1 ." D $end
$upscope $end
$scope module mux1 $end
$var wire 1 8" s0 $end
$var wire 1 9" s1 $end
$var wire 1 +" u $end
$var wire 1 ," v $end
$var wire 1 $ x $end
$var wire 1 :" x_bar $end
$var wire 1 ." z $end
$upscope $end
$upscope $end
$scope module u7 $end
$var wire 1 " clear_bar $end
$var wire 1 # clk $end
$var wire 1 $ mode $end
$var wire 1 ;" parallel_in $end
$var wire 1 & preset_bar $end
$var wire 1 <" serial_in $end
$var wire 1 ! serial_out $end
$var wire 1 =" s1 $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 >" CLKn $end
$var wire 1 " Clear_Bar $end
$var wire 1 ?" Dn $end
$var wire 1 & Preset_Bar $end
$var wire 1 ! Q $end
$var wire 1 @" Qn $end
$var wire 1 A" s1 $end
$var wire 1 B" s2 $end
$var wire 1 C" s3 $end
$var wire 1 D" s4 $end
$var wire 1 E" s5 $end
$var wire 1 F" s6 $end
$var wire 1 =" D $end
$upscope $end
$scope module mux1 $end
$var wire 1 G" s0 $end
$var wire 1 H" s1 $end
$var wire 1 ;" u $end
$var wire 1 <" v $end
$var wire 1 $ x $end
$var wire 1 I" x_bar $end
$var wire 1 =" z $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0I"
0H"
1G"
xF"
xE"
xD"
xC"
1B"
1A"
x@"
0?"
1>"
1="
x<"
1;"
0:"
09"
08"
x7"
x6"
x5"
x4"
13"
12"
x1"
10"
1/"
0."
x-"
x,"
0+"
0*"
0)"
1("
x'"
x&"
x%"
x$"
1#"
1""
x!"
0~
1}
1|
x{
xz
1y
0x
0w
0v
xu
xt
xs
xr
1q
1p
xo
1n
1m
0l
xk
xj
0i
0h
0g
1f
xe
xd
xc
xb
1a
1`
x_
0^
1]
1\
x[
xZ
1Y
0X
0W
1V
xU
xT
xS
xR
1Q
1P
xO
0N
1M
1L
xK
xJ
1I
0H
0G
1F
xE
xD
xC
xB
1A
1@
x?
0>
1=
1<
x;
x:
19
08
07
16
x5
x4
x3
x2
11
10
x/
0.
1-
1,
x+
1*
bx )
b10101111 (
0'
1&
b10101111 %
1$
0#
1"
x!
$end
#5
03
0C
0S
0c
0r
0%"
04"
0D"
14
15
12
1D
1E
1B
1T
1U
1R
1d
1e
1b
1t
1u
1s
1&"
1'"
1$"
16"
17"
15"
1E"
1F"
1C"
0-
00
0=
0@
0M
0P
0]
0`
0m
0q
0}
0""
0/"
03"
0>"
0A"
1#
#10
0z
0<"
0/
1:
0?
1J
0O
1Z
0_
1j
0k
0!"
1,"
0-"
0@"
1+
1;
1K
1[
1o
b101111 )
1{
11"
1!
04
0D
0T
0d
0u
0&"
07"
0E"
1-
10
1=
1@
1M
1P
1]
1`
1m
1q
1}
1""
1/"
13"
1>"
1A"
0#
#15
14
1D
1T
1d
1u
1&"
17"
1E"
0-
00
0=
0@
0M
0P
0]
0`
0m
0q
0}
0""
0/"
03"
0>"
0A"
1#
#20
0n
00"
1.
0>
0N
0^
1l
1~
1."
1?"
04
0D
0T
0d
0u
0&"
07"
0E"
0,
1G
1<
1W
1L
1g
1\
1w
0|
19"
0="
1-
10
1=
1@
1M
1P
1]
1`
1m
1q
1}
1""
1/"
13"
1>"
1A"
18
06
1H
0F
1X
0V
1h
0f
1x
1*"
0("
1:"
1I"
0G"
0#
0$
#25
02
0s
0$"
05"
0C"
14
13
1D
1T
1d
1u
1r
1&"
1%"
17"
14"
1E"
1D"
0-
01
0=
0@
0M
0P
0]
0`
0m
0p
0}
0#"
0/"
02"
0>"
0B"
1#
#30
1>
10"
0<
0~
0."
0?"
0G
1|
09"
1="
0:
1)"
0,"
1H"
0+
0o
1z
0{
01"
1<"
0!
1/
1k
1!"
b1011110 )
1-"
1@"
05
0D
0T
0d
0t
0'"
06"
0F"
1-
11
1=
1@
1M
1P
1]
1`
1m
1p
1}
1#"
1/"
12"
1>"
1B"
0#
#35
0B
0%"
04"
0D"
15
1D
1C
1T
1d
1t
1'"
1$"
16"
15"
1F"
1C"
0-
01
0=
0A
0M
0P
0]
0`
0m
0p
0}
0""
0/"
03"
0>"
0A"
1#
#40
1N
1?"
0L
00"
0="
0W
1."
0H"
0J
19"
0<"
0;
0!"
1,"
0-"
0@"
1?
b111100 )
1{
11"
1!
05
0E
0T
0d
0t
0&"
07"
0E"
1-
11
1=
1A
1M
1P
1]
1`
1m
1p
1}
1""
1/"
13"
1>"
1A"
0#
#45
0R
05"
0C"
15
1E
1T
1S
1d
1t
1&"
17"
14"
1E"
1D"
0-
01
0=
0A
0M
0Q
0]
0`
0m
0p
0}
0""
0/"
02"
0>"
0B"
1#
#50
1^
0\
0?"
0g
1="
0Z
1H"
0K
01"
1<"
0!
1O
b1111000 )
1-"
1@"
05
0E
0U
0d
0t
0&"
06"
0F"
1-
11
1=
1A
1M
1Q
1]
1`
1m
1p
1}
1""
1/"
12"
1>"
1B"
0#
#55
0b
0D"
15
1E
1U
1d
1c
1t
1&"
16"
1F"
1C"
0-
01
0=
0A
0M
0Q
0]
0a
0m
0p
0}
0""
0/"
02"
0>"
0A"
1#
#60
1n
0l
0w
0j
b1110000 )
0[
0@"
1_
1!
0.
05
0E
0U
0e
0t
0&"
06"
0E"
1,
1-
11
1=
1A
1M
1Q
1]
1a
1m
1p
1}
1""
1/"
12"
1>"
1A"
17
0#
1'
#65
03
0r
15
12
1E
1U
1e
1t
1s
1&"
16"
1E"
0-
00
0=
0A
0M
0Q
0]
0a
0m
0q
0}
0""
0/"
02"
0>"
0A"
1#
#70
1~
0>
0|
1<
0)"
1G
0z
0/
1:
0k
b1100001 )
1+
1o
04
0E
0U
0e
0u
0&"
06"
0E"
1-
10
1=
1A
1M
1Q
1]
1a
1m
1q
1}
1""
1/"
12"
1>"
1A"
0#
#75
0C
0$"
14
1E
1B
1U
1e
1u
1&"
1%"
16"
1E"
0-
00
0=
0@
0M
0Q
0]
0a
0m
0q
0}
0#"
0/"
02"
0>"
0A"
1#
#80
10"
0N
0."
1L
09"
1W
0,"
0?
1J
0{
b1000011 )
1;
1!"
04
0D
0U
0e
0u
0'"
06"
0E"
1-
10
1=
1@
1M
1Q
1]
1a
1m
1q
1}
1#"
1/"
12"
1>"
1A"
0#
#85
0S
04"
14
1D
1U
1R
1e
1u
1'"
16"
15"
1E"
0-
00
0=
0@
0M
0P
0]
0a
0m
0q
0}
0#"
0/"
03"
0>"
0A"
1#
#90
1?"
0^
0="
1\
0H"
1g
0<"
0O
1Z
0-"
b111 )
1K
11"
04
0D
0T
0e
0u
0'"
07"
0E"
1-
10
1=
1@
1M
1P
1]
1a
1m
1q
1}
1#"
1/"
13"
1>"
1A"
0#
#95
0c
0C"
14
1D
1T
1e
1b
1u
1'"
17"
1E"
1D"
0-
00
0=
0@
0M
0P
0]
0`
0m
0q
0}
0#"
0/"
03"
0>"
0B"
1#
#100
0n
1l
1w
0_
1j
0!
b1111 )
1[
1@"
1.
04
0D
0T
0d
0u
0'"
07"
0F"
0,
1-
10
1=
1@
1M
1P
1]
1`
1m
1q
1}
1#"
1/"
13"
1>"
1B"
07
0#
0'
#105
02
0s
14
13
1D
1T
1d
1u
1r
1'"
17"
1F"
0-
01
0=
0@
0M
0P
0]
0`
0m
0p
0}
0#"
0/"
03"
0>"
0B"
1#
#110
1>
0<
0~
0G
1|
0:
1)"
0+
0o
1z
1/
b11110 )
1k
05
0D
0T
0d
0t
0'"
07"
0F"
1-
11
1=
1@
1M
1P
1]
1`
1m
1p
1}
1#"
1/"
13"
1>"
1B"
0#
#115
0B
0%"
15
1D
1C
1T
1d
1t
1'"
1$"
17"
1F"
0-
01
0=
0A
0M
0P
0]
0`
0m
0p
0}
0""
0/"
03"
0>"
0B"
1#
#120
1N
0L
00"
0W
1."
0J
19"
0;
0!"
1,"
1?
b111100 )
1{
05
0E
0T
0d
0t
0&"
07"
0F"
1-
11
1=
1A
1M
1P
1]
1`
1m
1p
1}
1""
1/"
13"
1>"
1B"
0#
#125
0R
05"
15
1E
1T
1S
1d
1t
1&"
17"
14"
1F"
0-
01
0=
0A
0M
0Q
0]
0`
0m
0p
0}
0""
0/"
02"
0>"
0B"
1#
#130
1^
0\
0?"
0g
1="
0Z
1H"
0K
01"
1<"
1O
b1111000 )
1-"
05
0E
0U
0d
0t
0&"
06"
0F"
1-
11
1=
1A
1M
1Q
1]
1`
1m
1p
1}
1""
1/"
12"
1>"
1B"
0#
#135
0b
0D"
15
1E
1U
1d
1c
1t
1&"
16"
1F"
1C"
0-
01
0=
0A
0M
0Q
0]
0a
0m
0p
0}
0""
0/"
02"
0>"
0A"
1#
#140
1n
0l
0w
0j
b1110000 )
0[
0@"
1_
1!
05
0E
0U
0e
0t
0&"
06"
0E"
1-
11
1=
1A
1M
1Q
1]
1a
1m
1p
1}
1""
1/"
12"
1>"
1A"
0#
