
2025_STM32F407_UltrasonicSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a520  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800a6a8  0800a6a8  0000b6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6c4  0800a6c4  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6c4  0800a6c4  0000b6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6cc  0800a6cc  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6d0  0800a6d0  0000b6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800a6d4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000ac0  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b3c  20000b3c  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c90  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e04  00000000  00000000  00025d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c0  00000000  00000000  00029b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000119a  00000000  00000000  0002b200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243aa  00000000  00000000  0002c39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d003  00000000  00000000  00050744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4161  00000000  00000000  0006d747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001418a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000063f8  00000000  00000000  001418ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  00147ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a690 	.word	0x0800a690

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800a690 	.word	0x0800a690

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fe4c 	bl	8001194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f83a 	bl	8000574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 fa36 	bl	8000970 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f8a0 	bl	8000648 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8cc 	bl	80006a4 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8fa 	bl	8000704 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f009 fc68 	bl	8009de4 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000514:	f000 f92c 	bl	8000770 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000518:	f000 f9d8 	bl	80008cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_OnePulse_Start(&htim1, TIM_CHANNEL_1);
 800051c:	2100      	movs	r1, #0
 800051e:	4812      	ldr	r0, [pc, #72]	@ (8000568 <main+0x74>)
 8000520:	f005 f976 	bl	8005810 <HAL_TIM_OnePulse_Start>

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000524:	2100      	movs	r1, #0
 8000526:	4811      	ldr	r0, [pc, #68]	@ (800056c <main+0x78>)
 8000528:	f004 fff0 	bl	800550c <HAL_TIM_IC_Start_IT>

  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	2120      	movs	r1, #32
 8000530:	480f      	ldr	r0, [pc, #60]	@ (8000570 <main+0x7c>)
 8000532:	f001 f973 	bl	800181c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8000536:	2064      	movs	r0, #100	@ 0x64
 8000538:	f000 fe9e 	bl	8001278 <HAL_Delay>
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	2120      	movs	r1, #32
 8000540:	480b      	ldr	r0, [pc, #44]	@ (8000570 <main+0x7c>)
 8000542:	f001 f96b 	bl	800181c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	2120      	movs	r1, #32
 800054a:	4809      	ldr	r0, [pc, #36]	@ (8000570 <main+0x7c>)
 800054c:	f001 f966 	bl	800181c <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8000550:	2064      	movs	r0, #100	@ 0x64
 8000552:	f000 fe91 	bl	8001278 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8000556:	2201      	movs	r2, #1
 8000558:	2120      	movs	r1, #32
 800055a:	4805      	ldr	r0, [pc, #20]	@ (8000570 <main+0x7c>)
 800055c:	f001 f95e 	bl	800181c <HAL_GPIO_WritePin>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000560:	f009 fc66 	bl	8009e30 <MX_USB_HOST_Process>
	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000564:	bf00      	nop
 8000566:	e7ee      	b.n	8000546 <main+0x52>
 8000568:	2000018c 	.word	0x2000018c
 800056c:	200001d4 	.word	0x200001d4
 8000570:	40020800 	.word	0x40020800

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b094      	sub	sp, #80	@ 0x50
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	f107 0320 	add.w	r3, r7, #32
 800057e:	2230      	movs	r2, #48	@ 0x30
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f009 fff6 	bl	800a574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000588:	f107 030c 	add.w	r3, r7, #12
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	4b28      	ldr	r3, [pc, #160]	@ (8000640 <SystemClock_Config+0xcc>)
 800059e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a0:	4a27      	ldr	r2, [pc, #156]	@ (8000640 <SystemClock_Config+0xcc>)
 80005a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005a8:	4b25      	ldr	r3, [pc, #148]	@ (8000640 <SystemClock_Config+0xcc>)
 80005aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b0:	60bb      	str	r3, [r7, #8]
 80005b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b4:	2300      	movs	r3, #0
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	4b22      	ldr	r3, [pc, #136]	@ (8000644 <SystemClock_Config+0xd0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a21      	ldr	r2, [pc, #132]	@ (8000644 <SystemClock_Config+0xd0>)
 80005be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005c2:	6013      	str	r3, [r2, #0]
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <SystemClock_Config+0xd0>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d0:	2301      	movs	r3, #1
 80005d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	2302      	movs	r3, #2
 80005dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005e4:	2308      	movs	r3, #8
 80005e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005e8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ee:	2302      	movs	r3, #2
 80005f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005f2:	2307      	movs	r3, #7
 80005f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f6:	f107 0320 	add.w	r3, r7, #32
 80005fa:	4618      	mov	r0, r3
 80005fc:	f004 f840 	bl	8004680 <HAL_RCC_OscConfig>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000606:	f000 fb01 	bl	8000c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060a:	230f      	movs	r3, #15
 800060c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800060e:	2302      	movs	r3, #2
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000616:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800061a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800061c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000620:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000622:	f107 030c 	add.w	r3, r7, #12
 8000626:	2105      	movs	r1, #5
 8000628:	4618      	mov	r0, r3
 800062a:	f004 faa1 	bl	8004b70 <HAL_RCC_ClockConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000634:	f000 faea 	bl	8000c0c <Error_Handler>
  }
}
 8000638:	bf00      	nop
 800063a:	3750      	adds	r7, #80	@ 0x50
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40023800 	.word	0x40023800
 8000644:	40007000 	.word	0x40007000

08000648 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800064c:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <MX_I2C1_Init+0x50>)
 800064e:	4a13      	ldr	r2, [pc, #76]	@ (800069c <MX_I2C1_Init+0x54>)
 8000650:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000652:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000654:	4a12      	ldr	r2, [pc, #72]	@ (80006a0 <MX_I2C1_Init+0x58>)
 8000656:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000658:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <MX_I2C1_Init+0x50>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000666:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800066a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800066c:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_I2C1_Init+0x50>)
 800066e:	2200      	movs	r2, #0
 8000670:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000678:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <MX_I2C1_Init+0x50>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800067e:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000680:	2200      	movs	r2, #0
 8000682:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000684:	4804      	ldr	r0, [pc, #16]	@ (8000698 <MX_I2C1_Init+0x50>)
 8000686:	f003 fa17 	bl	8003ab8 <HAL_I2C_Init>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000690:	f000 fabc 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000098 	.word	0x20000098
 800069c:	40005400 	.word	0x40005400
 80006a0:	000186a0 	.word	0x000186a0

080006a4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006a8:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006aa:	4a14      	ldr	r2, [pc, #80]	@ (80006fc <MX_I2S3_Init+0x58>)
 80006ac:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006ae:	4b12      	ldr	r3, [pc, #72]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006b4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006bc:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006c2:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006c8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000700 <MX_I2S3_Init+0x5c>)
 80006ce:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006d6:	4b08      	ldr	r3, [pc, #32]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006d8:	2200      	movs	r2, #0
 80006da:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006de:	2200      	movs	r2, #0
 80006e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006e2:	4805      	ldr	r0, [pc, #20]	@ (80006f8 <MX_I2S3_Init+0x54>)
 80006e4:	f003 fb2c 	bl	8003d40 <HAL_I2S_Init>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ee:	f000 fa8d 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000ec 	.word	0x200000ec
 80006fc:	40003c00 	.word	0x40003c00
 8000700:	00017700 	.word	0x00017700

08000704 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000708:	4b17      	ldr	r3, [pc, #92]	@ (8000768 <MX_SPI1_Init+0x64>)
 800070a:	4a18      	ldr	r2, [pc, #96]	@ (800076c <MX_SPI1_Init+0x68>)
 800070c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800070e:	4b16      	ldr	r3, [pc, #88]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000710:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000714:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000716:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <MX_SPI1_Init+0x64>)
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_SPI1_Init+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000734:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000736:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000738:	2200      	movs	r2, #0
 800073a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <MX_SPI1_Init+0x64>)
 800073e:	2200      	movs	r2, #0
 8000740:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000742:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000744:	2200      	movs	r2, #0
 8000746:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <MX_SPI1_Init+0x64>)
 800074a:	2200      	movs	r2, #0
 800074c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000750:	220a      	movs	r2, #10
 8000752:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000754:	4804      	ldr	r0, [pc, #16]	@ (8000768 <MX_SPI1_Init+0x64>)
 8000756:	f004 fd59 	bl	800520c <HAL_SPI_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000760:	f000 fa54 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000134 	.word	0x20000134
 800076c:	40013000 	.word	0x40013000

08000770 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b096      	sub	sp, #88	@ 0x58
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000776:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]
 8000784:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000786:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000790:	f107 0320 	add.w	r3, r7, #32
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
 80007a0:	615a      	str	r2, [r3, #20]
 80007a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007a4:	463b      	mov	r3, r7
 80007a6:	2220      	movs	r2, #32
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f009 fee2 	bl	800a574 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007b0:	4b44      	ldr	r3, [pc, #272]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007b2:	4a45      	ldr	r2, [pc, #276]	@ (80008c8 <MX_TIM1_Init+0x158>)
 80007b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 80007b6:	4b43      	ldr	r3, [pc, #268]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007b8:	22a7      	movs	r2, #167	@ 0xa7
 80007ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007bc:	4b41      	ldr	r3, [pc, #260]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 80007c2:	4b40      	ldr	r3, [pc, #256]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c8:	4b3e      	ldr	r3, [pc, #248]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007ce:	4b3d      	ldr	r3, [pc, #244]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d4:	4b3b      	ldr	r3, [pc, #236]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007da:	483a      	ldr	r0, [pc, #232]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007dc:	f004 fd9f 	bl	800531e <HAL_TIM_Base_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80007e6:	f000 fa11 	bl	8000c0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007ea:	4836      	ldr	r0, [pc, #216]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007ec:	f004 fde6 	bl	80053bc <HAL_TIM_PWM_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80007f6:	f000 fa09 	bl	8000c0c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 80007fa:	2108      	movs	r1, #8
 80007fc:	4831      	ldr	r0, [pc, #196]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80007fe:	f004 ffad 	bl	800575c <HAL_TIM_OnePulse_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000808:	f000 fa00 	bl	8000c0c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800080c:	2306      	movs	r3, #6
 800080e:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000810:	2360      	movs	r3, #96	@ 0x60
 8000812:	64bb      	str	r3, [r7, #72]	@ 0x48
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000814:	2300      	movs	r3, #0
 8000816:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sSlaveConfig.TriggerFilter = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800081c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000820:	4619      	mov	r1, r3
 8000822:	4828      	ldr	r0, [pc, #160]	@ (80008c4 <MX_TIM1_Init+0x154>)
 8000824:	f005 faa4 	bl	8005d70 <HAL_TIM_SlaveConfigSynchro>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800082e:	f000 f9ed 	bl	8000c0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000832:	2300      	movs	r3, #0
 8000834:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000836:	2300      	movs	r3, #0
 8000838:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800083a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800083e:	4619      	mov	r1, r3
 8000840:	4820      	ldr	r0, [pc, #128]	@ (80008c4 <MX_TIM1_Init+0x154>)
 8000842:	f005 ffff 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 800084c:	f000 f9de 	bl	8000c0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000850:	2370      	movs	r3, #112	@ 0x70
 8000852:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 10;
 8000854:	230a      	movs	r3, #10
 8000856:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000858:	2300      	movs	r3, #0
 800085a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800085c:	2300      	movs	r3, #0
 800085e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000860:	2300      	movs	r3, #0
 8000862:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000864:	2300      	movs	r3, #0
 8000866:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000868:	2300      	movs	r3, #0
 800086a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800086c:	f107 0320 	add.w	r3, r7, #32
 8000870:	2200      	movs	r2, #0
 8000872:	4619      	mov	r1, r3
 8000874:	4813      	ldr	r0, [pc, #76]	@ (80008c4 <MX_TIM1_Init+0x154>)
 8000876:	f005 f9b9 	bl	8005bec <HAL_TIM_PWM_ConfigChannel>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000880:	f000 f9c4 	bl	8000c0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000884:	2300      	movs	r3, #0
 8000886:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000888:	2300      	movs	r3, #0
 800088a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800088c:	2300      	movs	r3, #0
 800088e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000894:	2300      	movs	r3, #0
 8000896:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000898:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008a2:	463b      	mov	r3, r7
 80008a4:	4619      	mov	r1, r3
 80008a6:	4807      	ldr	r0, [pc, #28]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80008a8:	f006 f848 	bl	800693c <HAL_TIMEx_ConfigBreakDeadTime>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 80008b2:	f000 f9ab 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80008b6:	4803      	ldr	r0, [pc, #12]	@ (80008c4 <MX_TIM1_Init+0x154>)
 80008b8:	f000 fb7c 	bl	8000fb4 <HAL_TIM_MspPostInit>

}
 80008bc:	bf00      	nop
 80008be:	3758      	adds	r7, #88	@ 0x58
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	2000018c 	.word	0x2000018c
 80008c8:	40010000 	.word	0x40010000

080008cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d2:	f107 0310 	add.w	r3, r7, #16
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80008dc:	463b      	mov	r3, r7
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008e8:	4b20      	ldr	r3, [pc, #128]	@ (800096c <MX_TIM2_Init+0xa0>)
 80008ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80008f0:	4b1e      	ldr	r3, [pc, #120]	@ (800096c <MX_TIM2_Init+0xa0>)
 80008f2:	2253      	movs	r2, #83	@ 0x53
 80008f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008f6:	4b1d      	ldr	r3, [pc, #116]	@ (800096c <MX_TIM2_Init+0xa0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80008fc:	4b1b      	ldr	r3, [pc, #108]	@ (800096c <MX_TIM2_Init+0xa0>)
 80008fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000902:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <MX_TIM2_Init+0xa0>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800090a:	4b18      	ldr	r3, [pc, #96]	@ (800096c <MX_TIM2_Init+0xa0>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000910:	4816      	ldr	r0, [pc, #88]	@ (800096c <MX_TIM2_Init+0xa0>)
 8000912:	f004 fdac 	bl	800546e <HAL_TIM_IC_Init>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800091c:	f000 f976 	bl	8000c0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000920:	2300      	movs	r3, #0
 8000922:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000928:	f107 0310 	add.w	r3, r7, #16
 800092c:	4619      	mov	r1, r3
 800092e:	480f      	ldr	r0, [pc, #60]	@ (800096c <MX_TIM2_Init+0xa0>)
 8000930:	f005 ff88 	bl	8006844 <HAL_TIMEx_MasterConfigSynchronization>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800093a:	f000 f967 	bl	8000c0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800093e:	230a      	movs	r3, #10
 8000940:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000942:	2301      	movs	r3, #1
 8000944:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000946:	2300      	movs	r3, #0
 8000948:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800094e:	463b      	mov	r3, r7
 8000950:	2200      	movs	r2, #0
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <MX_TIM2_Init+0xa0>)
 8000956:	f005 f8ad 	bl	8005ab4 <HAL_TIM_IC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000960:	f000 f954 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	3718      	adds	r7, #24
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	200001d4 	.word	0x200001d4

08000970 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08c      	sub	sp, #48	@ 0x30
 8000974:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	61bb      	str	r3, [r7, #24]
 800098a:	4b6e      	ldr	r3, [pc, #440]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	4a6d      	ldr	r2, [pc, #436]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000990:	f043 0310 	orr.w	r3, r3, #16
 8000994:	6313      	str	r3, [r2, #48]	@ 0x30
 8000996:	4b6b      	ldr	r3, [pc, #428]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	f003 0310 	and.w	r3, r3, #16
 800099e:	61bb      	str	r3, [r7, #24]
 80009a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	4b67      	ldr	r3, [pc, #412]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a66      	ldr	r2, [pc, #408]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b64      	ldr	r3, [pc, #400]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	4b60      	ldr	r3, [pc, #384]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a5f      	ldr	r2, [pc, #380]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b5d      	ldr	r3, [pc, #372]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4b59      	ldr	r3, [pc, #356]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a58      	ldr	r2, [pc, #352]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b56      	ldr	r3, [pc, #344]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	4b52      	ldr	r3, [pc, #328]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a51      	ldr	r2, [pc, #324]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b4f      	ldr	r3, [pc, #316]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	4b4b      	ldr	r3, [pc, #300]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000a1c:	f043 0308 	orr.w	r3, r3, #8
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b48      	ldr	r3, [pc, #288]	@ (8000b44 <MX_GPIO_Init+0x1d4>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0308 	and.w	r3, r3, #8
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2108      	movs	r1, #8
 8000a32:	4845      	ldr	r0, [pc, #276]	@ (8000b48 <MX_GPIO_Init+0x1d8>)
 8000a34:	f000 fef2 	bl	800181c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	4843      	ldr	r0, [pc, #268]	@ (8000b4c <MX_GPIO_Init+0x1dc>)
 8000a3e:	f000 feed 	bl	800181c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2120      	movs	r1, #32
 8000a46:	4841      	ldr	r0, [pc, #260]	@ (8000b4c <MX_GPIO_Init+0x1dc>)
 8000a48:	f000 fee8 	bl	800181c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000a52:	483f      	ldr	r0, [pc, #252]	@ (8000b50 <MX_GPIO_Init+0x1e0>)
 8000a54:	f000 fee2 	bl	800181c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a58:	2308      	movs	r3, #8
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a68:	f107 031c 	add.w	r3, r7, #28
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4836      	ldr	r0, [pc, #216]	@ (8000b48 <MX_GPIO_Init+0x1d8>)
 8000a70:	f000 fd38 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin TRIG_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|TRIG_Pin;
 8000a74:	2321      	movs	r3, #33	@ 0x21
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	2300      	movs	r3, #0
 8000a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a84:	f107 031c 	add.w	r3, r7, #28
 8000a88:	4619      	mov	r1, r3
 8000a8a:	4830      	ldr	r0, [pc, #192]	@ (8000b4c <MX_GPIO_Init+0x1dc>)
 8000a8c:	f000 fd2a 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a90:	2308      	movs	r3, #8
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aa0:	2305      	movs	r3, #5
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4828      	ldr	r0, [pc, #160]	@ (8000b4c <MX_GPIO_Init+0x1dc>)
 8000aac:	f000 fd1a 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ab0:	2304      	movs	r3, #4
 8000ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4824      	ldr	r0, [pc, #144]	@ (8000b54 <MX_GPIO_Init+0x1e4>)
 8000ac4:	f000 fd0e 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ac8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ada:	2305      	movs	r3, #5
 8000adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	481b      	ldr	r0, [pc, #108]	@ (8000b54 <MX_GPIO_Init+0x1e4>)
 8000ae6:	f000 fcfd 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000aea:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000aee:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000afc:	f107 031c 	add.w	r3, r7, #28
 8000b00:	4619      	mov	r1, r3
 8000b02:	4813      	ldr	r0, [pc, #76]	@ (8000b50 <MX_GPIO_Init+0x1e0>)
 8000b04:	f000 fcee 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b14:	f107 031c 	add.w	r3, r7, #28
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_GPIO_Init+0x1e0>)
 8000b1c:	f000 fce2 	bl	80014e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b20:	2302      	movs	r3, #2
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b24:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b2e:	f107 031c 	add.w	r3, r7, #28
 8000b32:	4619      	mov	r1, r3
 8000b34:	4804      	ldr	r0, [pc, #16]	@ (8000b48 <MX_GPIO_Init+0x1d8>)
 8000b36:	f000 fcd5 	bl	80014e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b3a:	bf00      	nop
 8000b3c:	3730      	adds	r7, #48	@ 0x30
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40020800 	.word	0x40020800
 8000b50:	40020c00 	.word	0x40020c00
 8000b54:	40020400 	.word	0x40020400

08000b58 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b68:	d140      	bne.n	8000bec <HAL_TIM_IC_CaptureCallback+0x94>
	{
		if(gCaptureFlag == 0)
 8000b6a:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d10a      	bne.n	8000b88 <HAL_TIM_IC_CaptureCallback+0x30>
		{

			gCaptureValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000b72:	2100      	movs	r1, #0
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f005 f93d 	bl	8005df4 <HAL_TIM_ReadCapturedValue>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf8 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000b7e:	6013      	str	r3, [r2, #0]
			gCaptureFlag = 1;
 8000b80:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf4 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	601a      	str	r2, [r3, #0]
			gDistanceCM = (float)gPeriod/58.3f;

			gCaptureFlag = 0;
		}
	}
}
 8000b86:	e031      	b.n	8000bec <HAL_TIM_IC_CaptureCallback+0x94>
		} else if (gCaptureFlag == 1)
 8000b88:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d12d      	bne.n	8000bec <HAL_TIM_IC_CaptureCallback+0x94>
			gCaptureValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000b90:	2100      	movs	r1, #0
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f005 f92e 	bl	8005df4 <HAL_TIM_ReadCapturedValue>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	4a18      	ldr	r2, [pc, #96]	@ (8000bfc <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000b9c:	6013      	str	r3, [r2, #0]
			if(gCaptureValue2 > gCaptureValue1)
 8000b9e:	4b17      	ldr	r3, [pc, #92]	@ (8000bfc <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d907      	bls.n	8000bba <HAL_TIM_IC_CaptureCallback+0x62>
				gPeriod = gCaptureValue2 - gCaptureValue1;
 8000baa:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	4a12      	ldr	r2, [pc, #72]	@ (8000c00 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000bb6:	6013      	str	r3, [r2, #0]
 8000bb8:	e008      	b.n	8000bcc <HAL_TIM_IC_CaptureCallback+0x74>
				gPeriod = (0xFFFF - gCaptureValue1) + gCaptureValue2 + 1;
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c00 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000bca:	6013      	str	r3, [r2, #0]
			gDistanceCM = (float)gPeriod/58.3f;
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	ee07 3a90 	vmov	s15, r3
 8000bd4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bd8:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8000c04 <HAL_TIM_IC_CaptureCallback+0xac>
 8000bdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000be0:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000be2:	edc3 7a00 	vstr	s15, [r3]
			gCaptureFlag = 0;
 8000be6:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000228 	.word	0x20000228
 8000bf8:	2000021c 	.word	0x2000021c
 8000bfc:	20000220 	.word	0x20000220
 8000c00:	20000224 	.word	0x20000224
 8000c04:	42693333 	.word	0x42693333
 8000c08:	2000022c 	.word	0x2000022c

08000c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c10:	b672      	cpsid	i
}
 8000c12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <Error_Handler+0x8>

08000c18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b10      	ldr	r3, [pc, #64]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	4a0f      	ldr	r2, [pc, #60]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	4a08      	ldr	r2, [pc, #32]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_MspInit+0x4c>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c56:	2007      	movs	r0, #7
 8000c58:	f000 fc02 	bl	8001460 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5c:	bf00      	nop
 8000c5e:	3708      	adds	r7, #8
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40023800 	.word	0x40023800

08000c68 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	@ 0x28
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a19      	ldr	r2, [pc, #100]	@ (8000cec <HAL_I2C_MspInit+0x84>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d12c      	bne.n	8000ce4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	4a17      	ldr	r2, [pc, #92]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000c94:	f043 0302 	orr.w	r3, r3, #2
 8000c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ca6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cac:	2312      	movs	r3, #18
 8000cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cb8:	2304      	movs	r3, #4
 8000cba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <HAL_I2C_MspInit+0x8c>)
 8000cc4:	f000 fc0e 	bl	80014e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd0:	4a07      	ldr	r2, [pc, #28]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000cd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <HAL_I2C_MspInit+0x88>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000ce4:	bf00      	nop
 8000ce6:	3728      	adds	r7, #40	@ 0x28
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40005400 	.word	0x40005400
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020400 	.word	0x40020400

08000cf8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08e      	sub	sp, #56	@ 0x38
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a31      	ldr	r2, [pc, #196]	@ (8000de8 <HAL_I2S_MspInit+0xf0>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d15a      	bne.n	8000dde <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d2c:	23c0      	movs	r3, #192	@ 0xc0
 8000d2e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f004 f925 	bl	8004f88 <HAL_RCCEx_PeriphCLKConfig>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000d44:	f7ff ff62 	bl	8000c0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]
 8000d4c:	4b27      	ldr	r3, [pc, #156]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d50:	4a26      	ldr	r2, [pc, #152]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d58:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	2300      	movs	r3, #0
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	4b20      	ldr	r3, [pc, #128]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	4b19      	ldr	r3, [pc, #100]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d88:	4a18      	ldr	r2, [pc, #96]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d8a:	f043 0304 	orr.w	r3, r3, #4
 8000d8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d90:	4b16      	ldr	r3, [pc, #88]	@ (8000dec <HAL_I2S_MspInit+0xf4>)
 8000d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d94:	f003 0304 	and.w	r3, r3, #4
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dac:	2306      	movs	r3, #6
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db4:	4619      	mov	r1, r3
 8000db6:	480e      	ldr	r0, [pc, #56]	@ (8000df0 <HAL_I2S_MspInit+0xf8>)
 8000db8:	f000 fb94 	bl	80014e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dbc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dce:	2306      	movs	r3, #6
 8000dd0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4806      	ldr	r0, [pc, #24]	@ (8000df4 <HAL_I2S_MspInit+0xfc>)
 8000dda:	f000 fb83 	bl	80014e4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000dde:	bf00      	nop
 8000de0:	3738      	adds	r7, #56	@ 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40003c00 	.word	0x40003c00
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40020000 	.word	0x40020000
 8000df4:	40020800 	.word	0x40020800

08000df8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	@ 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a19      	ldr	r2, [pc, #100]	@ (8000e7c <HAL_SPI_MspInit+0x84>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d12b      	bne.n	8000e72 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	613b      	str	r3, [r7, #16]
 8000e1e:	4b18      	ldr	r3, [pc, #96]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e22:	4a17      	ldr	r2, [pc, #92]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e2a:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a10      	ldr	r2, [pc, #64]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <HAL_SPI_MspInit+0x88>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e52:	23e0      	movs	r3, #224	@ 0xe0
 8000e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e62:	2305      	movs	r3, #5
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <HAL_SPI_MspInit+0x8c>)
 8000e6e:	f000 fb39 	bl	80014e4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e72:	bf00      	nop
 8000e74:	3728      	adds	r7, #40	@ 0x28
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40013000 	.word	0x40013000
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020000 	.word	0x40020000

08000e88 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b08a      	sub	sp, #40	@ 0x28
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a19      	ldr	r2, [pc, #100]	@ (8000f0c <HAL_TIM_Base_MspInit+0x84>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d12c      	bne.n	8000f04 <HAL_TIM_Base_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	4b18      	ldr	r3, [pc, #96]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	4a17      	ldr	r2, [pc, #92]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a10      	ldr	r2, [pc, #64]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000ed0:	f043 0310 	orr.w	r3, r3, #16
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f10 <HAL_TIM_Base_MspInit+0x88>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0310 	and.w	r3, r3, #16
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ee2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ef8:	f107 0314 	add.w	r3, r7, #20
 8000efc:	4619      	mov	r1, r3
 8000efe:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <HAL_TIM_Base_MspInit+0x8c>)
 8000f00:	f000 faf0 	bl	80014e4 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f04:	bf00      	nop
 8000f06:	3728      	adds	r7, #40	@ 0x28
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40010000 	.word	0x40010000
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40021000 	.word	0x40021000

08000f18 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08a      	sub	sp, #40	@ 0x28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0314 	add.w	r3, r7, #20
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f38:	d133      	bne.n	8000fa2 <HAL_TIM_IC_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a1a      	ldr	r2, [pc, #104]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4a:	4b18      	ldr	r3, [pc, #96]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	613b      	str	r3, [r7, #16]
 8000f54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a13      	ldr	r2, [pc, #76]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <HAL_TIM_IC_MspInit+0x94>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f72:	2301      	movs	r3, #1
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f82:	2301      	movs	r3, #1
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <HAL_TIM_IC_MspInit+0x98>)
 8000f8e:	f000 faa9 	bl	80014e4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	201c      	movs	r0, #28
 8000f98:	f000 fa6d 	bl	8001476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f9c:	201c      	movs	r0, #28
 8000f9e:	f000 fa86 	bl	80014ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	@ 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a12      	ldr	r2, [pc, #72]	@ (800101c <HAL_TIM_MspPostInit+0x68>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d11e      	bne.n	8001014 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a10      	ldr	r2, [pc, #64]	@ (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fe0:	f043 0310 	orr.w	r3, r3, #16
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <HAL_TIM_MspPostInit+0x6c>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0310 	and.w	r3, r3, #16
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ff2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001004:	2301      	movs	r3, #1
 8001006:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	4805      	ldr	r0, [pc, #20]	@ (8001024 <HAL_TIM_MspPostInit+0x70>)
 8001010:	f000 fa68 	bl	80014e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40010000 	.word	0x40010000
 8001020:	40023800 	.word	0x40023800
 8001024:	40021000 	.word	0x40021000

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <NMI_Handler+0x4>

08001030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <HardFault_Handler+0x4>

08001038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <MemManage_Handler+0x4>

08001040 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <BusFault_Handler+0x4>

08001048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <UsageFault_Handler+0x4>

08001050 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800107e:	f000 f8db 	bl	8001238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800108c:	4802      	ldr	r0, [pc, #8]	@ (8001098 <TIM2_IRQHandler+0x10>)
 800108e:	f004 fc21 	bl	80058d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200001d4 	.word	0x200001d4

0800109c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80010a0:	4802      	ldr	r0, [pc, #8]	@ (80010ac <OTG_FS_IRQHandler+0x10>)
 80010a2:	f000 feb5 	bl	8001e10 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000614 	.word	0x20000614

080010b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010b8:	4a14      	ldr	r2, [pc, #80]	@ (800110c <_sbrk+0x5c>)
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <_sbrk+0x60>)
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <_sbrk+0x64>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <_sbrk+0x68>)
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d2:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d207      	bcs.n	80010f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e0:	f009 fa60 	bl	800a5a4 <__errno>
 80010e4:	4603      	mov	r3, r0
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ee:	e009      	b.n	8001104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010f6:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <_sbrk+0x64>)
 8001100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001102:	68fb      	ldr	r3, [r7, #12]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20020000 	.word	0x20020000
 8001110:	00000400 	.word	0x00000400
 8001114:	20000230 	.word	0x20000230
 8001118:	20000b40 	.word	0x20000b40

0800111c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001120:	4b06      	ldr	r3, [pc, #24]	@ (800113c <SystemInit+0x20>)
 8001122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001126:	4a05      	ldr	r2, [pc, #20]	@ (800113c <SystemInit+0x20>)
 8001128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800112c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001140:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001178 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001144:	f7ff ffea 	bl	800111c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001148:	480c      	ldr	r0, [pc, #48]	@ (800117c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114a:	490d      	ldr	r1, [pc, #52]	@ (8001180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800114c:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001150:	e002      	b.n	8001158 <LoopCopyDataInit>

08001152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001156:	3304      	adds	r3, #4

08001158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800115c:	d3f9      	bcc.n	8001152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001160:	4c0a      	ldr	r4, [pc, #40]	@ (800118c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001164:	e001      	b.n	800116a <LoopFillZerobss>

08001166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001168:	3204      	adds	r2, #4

0800116a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800116c:	d3fb      	bcc.n	8001166 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800116e:	f009 fa1f 	bl	800a5b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001172:	f7ff f9bf 	bl	80004f4 <main>
  bx  lr    
 8001176:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001178:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800117c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001180:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001184:	0800a6d4 	.word	0x0800a6d4
  ldr r2, =_sbss
 8001188:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800118c:	20000b3c 	.word	0x20000b3c

08001190 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001190:	e7fe      	b.n	8001190 <ADC_IRQHandler>
	...

08001194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001198:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0d      	ldr	r2, [pc, #52]	@ (80011d4 <HAL_Init+0x40>)
 800119e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_Init+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_Init+0x40>)
 80011aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <HAL_Init+0x40>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a07      	ldr	r2, [pc, #28]	@ (80011d4 <HAL_Init+0x40>)
 80011b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 f94f 	bl	8001460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f000 f808 	bl	80011d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011c8:	f7ff fd26 	bl	8000c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023c00 	.word	0x40023c00

080011d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_InitTick+0x54>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_InitTick+0x58>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4619      	mov	r1, r3
 80011ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80011f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 f967 	bl	80014ca <HAL_SYSTICK_Config>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e00e      	b.n	8001224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b0f      	cmp	r3, #15
 800120a:	d80a      	bhi.n	8001222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120c:	2200      	movs	r2, #0
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001214:	f000 f92f 	bl	8001476 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001218:	4a06      	ldr	r2, [pc, #24]	@ (8001234 <HAL_InitTick+0x5c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	e000      	b.n	8001224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000000 	.word	0x20000000
 8001230:	20000008 	.word	0x20000008
 8001234:	20000004 	.word	0x20000004

08001238 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800123c:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <HAL_IncTick+0x20>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_IncTick+0x24>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4413      	add	r3, r2
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <HAL_IncTick+0x24>)
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008
 800125c:	20000234 	.word	0x20000234

08001260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return uwTick;
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <HAL_GetTick+0x14>)
 8001266:	681b      	ldr	r3, [r3, #0]
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000234 	.word	0x20000234

08001278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7ff ffee 	bl	8001260 <HAL_GetTick>
 8001284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001290:	d005      	beq.n	800129e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_Delay+0x44>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800129e:	bf00      	nop
 80012a0:	f7ff ffde 	bl	8001260 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d8f7      	bhi.n	80012a0 <HAL_Delay+0x28>
  {
  }
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000008 	.word	0x20000008

080012c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012dc:	4013      	ands	r3, r2
 80012de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f2:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	60d3      	str	r3, [r2, #12]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <__NVIC_GetPriorityGrouping+0x18>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	0a1b      	lsrs	r3, r3, #8
 8001312:	f003 0307 	and.w	r3, r3, #7
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800132e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001332:	2b00      	cmp	r3, #0
 8001334:	db0b      	blt.n	800134e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	f003 021f 	and.w	r2, r3, #31
 800133c:	4907      	ldr	r1, [pc, #28]	@ (800135c <__NVIC_EnableIRQ+0x38>)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	095b      	lsrs	r3, r3, #5
 8001344:	2001      	movs	r0, #1
 8001346:	fa00 f202 	lsl.w	r2, r0, r2
 800134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000e100 	.word	0xe000e100

08001360 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	6039      	str	r1, [r7, #0]
 800136a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001370:	2b00      	cmp	r3, #0
 8001372:	db0a      	blt.n	800138a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	b2da      	uxtb	r2, r3
 8001378:	490c      	ldr	r1, [pc, #48]	@ (80013ac <__NVIC_SetPriority+0x4c>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	0112      	lsls	r2, r2, #4
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	440b      	add	r3, r1
 8001384:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001388:	e00a      	b.n	80013a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4908      	ldr	r1, [pc, #32]	@ (80013b0 <__NVIC_SetPriority+0x50>)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	3b04      	subs	r3, #4
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	440b      	add	r3, r1
 800139e:	761a      	strb	r2, [r3, #24]
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000e100 	.word	0xe000e100
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b089      	sub	sp, #36	@ 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	f1c3 0307 	rsb	r3, r3, #7
 80013ce:	2b04      	cmp	r3, #4
 80013d0:	bf28      	it	cs
 80013d2:	2304      	movcs	r3, #4
 80013d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	3304      	adds	r3, #4
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d902      	bls.n	80013e4 <NVIC_EncodePriority+0x30>
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3b03      	subs	r3, #3
 80013e2:	e000      	b.n	80013e6 <NVIC_EncodePriority+0x32>
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43da      	mvns	r2, r3
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	401a      	ands	r2, r3
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	43d9      	mvns	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800140c:	4313      	orrs	r3, r2
         );
}
 800140e:	4618      	mov	r0, r3
 8001410:	3724      	adds	r7, #36	@ 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800142c:	d301      	bcc.n	8001432 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800142e:	2301      	movs	r3, #1
 8001430:	e00f      	b.n	8001452 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001432:	4a0a      	ldr	r2, [pc, #40]	@ (800145c <SysTick_Config+0x40>)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3b01      	subs	r3, #1
 8001438:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143a:	210f      	movs	r1, #15
 800143c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001440:	f7ff ff8e 	bl	8001360 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001444:	4b05      	ldr	r3, [pc, #20]	@ (800145c <SysTick_Config+0x40>)
 8001446:	2200      	movs	r2, #0
 8001448:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144a:	4b04      	ldr	r3, [pc, #16]	@ (800145c <SysTick_Config+0x40>)
 800144c:	2207      	movs	r2, #7
 800144e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	e000e010 	.word	0xe000e010

08001460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ff29 	bl	80012c0 <__NVIC_SetPriorityGrouping>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001476:	b580      	push	{r7, lr}
 8001478:	b086      	sub	sp, #24
 800147a:	af00      	add	r7, sp, #0
 800147c:	4603      	mov	r3, r0
 800147e:	60b9      	str	r1, [r7, #8]
 8001480:	607a      	str	r2, [r7, #4]
 8001482:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001488:	f7ff ff3e 	bl	8001308 <__NVIC_GetPriorityGrouping>
 800148c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	6978      	ldr	r0, [r7, #20]
 8001494:	f7ff ff8e 	bl	80013b4 <NVIC_EncodePriority>
 8001498:	4602      	mov	r2, r0
 800149a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff5d 	bl	8001360 <__NVIC_SetPriority>
}
 80014a6:	bf00      	nop
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	4603      	mov	r3, r0
 80014b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff31 	bl	8001324 <__NVIC_EnableIRQ>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ffa2 	bl	800141c <SysTick_Config>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	@ 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
 80014fe:	e16b      	b.n	80017d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001500:	2201      	movs	r2, #1
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4013      	ands	r3, r2
 8001512:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	f040 815a 	bne.w	80017d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	2b01      	cmp	r3, #1
 8001528:	d005      	beq.n	8001536 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001532:	2b02      	cmp	r3, #2
 8001534:	d130      	bne.n	8001598 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	2203      	movs	r2, #3
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	4013      	ands	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800156c:	2201      	movs	r2, #1
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	091b      	lsrs	r3, r3, #4
 8001582:	f003 0201 	and.w	r2, r3, #1
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f003 0303 	and.w	r3, r3, #3
 80015a0:	2b03      	cmp	r3, #3
 80015a2:	d017      	beq.n	80015d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	2203      	movs	r2, #3
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	4013      	ands	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d123      	bne.n	8001628 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	08da      	lsrs	r2, r3, #3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3208      	adds	r2, #8
 80015e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	f003 0307 	and.w	r3, r3, #7
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	220f      	movs	r2, #15
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	4013      	ands	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	691a      	ldr	r2, [r3, #16]
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	4313      	orrs	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	08da      	lsrs	r2, r3, #3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	3208      	adds	r2, #8
 8001622:	69b9      	ldr	r1, [r7, #24]
 8001624:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	2203      	movs	r2, #3
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4013      	ands	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f003 0203 	and.w	r2, r3, #3
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001664:	2b00      	cmp	r3, #0
 8001666:	f000 80b4 	beq.w	80017d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	4b60      	ldr	r3, [pc, #384]	@ (80017f0 <HAL_GPIO_Init+0x30c>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001672:	4a5f      	ldr	r2, [pc, #380]	@ (80017f0 <HAL_GPIO_Init+0x30c>)
 8001674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001678:	6453      	str	r3, [r2, #68]	@ 0x44
 800167a:	4b5d      	ldr	r3, [pc, #372]	@ (80017f0 <HAL_GPIO_Init+0x30c>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001686:	4a5b      	ldr	r2, [pc, #364]	@ (80017f4 <HAL_GPIO_Init+0x310>)
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	089b      	lsrs	r3, r3, #2
 800168c:	3302      	adds	r3, #2
 800168e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001692:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	220f      	movs	r2, #15
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43db      	mvns	r3, r3
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	4013      	ands	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a52      	ldr	r2, [pc, #328]	@ (80017f8 <HAL_GPIO_Init+0x314>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d02b      	beq.n	800170a <HAL_GPIO_Init+0x226>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a51      	ldr	r2, [pc, #324]	@ (80017fc <HAL_GPIO_Init+0x318>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d025      	beq.n	8001706 <HAL_GPIO_Init+0x222>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a50      	ldr	r2, [pc, #320]	@ (8001800 <HAL_GPIO_Init+0x31c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d01f      	beq.n	8001702 <HAL_GPIO_Init+0x21e>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001804 <HAL_GPIO_Init+0x320>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d019      	beq.n	80016fe <HAL_GPIO_Init+0x21a>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a4e      	ldr	r2, [pc, #312]	@ (8001808 <HAL_GPIO_Init+0x324>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d013      	beq.n	80016fa <HAL_GPIO_Init+0x216>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a4d      	ldr	r2, [pc, #308]	@ (800180c <HAL_GPIO_Init+0x328>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d00d      	beq.n	80016f6 <HAL_GPIO_Init+0x212>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001810 <HAL_GPIO_Init+0x32c>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d007      	beq.n	80016f2 <HAL_GPIO_Init+0x20e>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a4b      	ldr	r2, [pc, #300]	@ (8001814 <HAL_GPIO_Init+0x330>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d101      	bne.n	80016ee <HAL_GPIO_Init+0x20a>
 80016ea:	2307      	movs	r3, #7
 80016ec:	e00e      	b.n	800170c <HAL_GPIO_Init+0x228>
 80016ee:	2308      	movs	r3, #8
 80016f0:	e00c      	b.n	800170c <HAL_GPIO_Init+0x228>
 80016f2:	2306      	movs	r3, #6
 80016f4:	e00a      	b.n	800170c <HAL_GPIO_Init+0x228>
 80016f6:	2305      	movs	r3, #5
 80016f8:	e008      	b.n	800170c <HAL_GPIO_Init+0x228>
 80016fa:	2304      	movs	r3, #4
 80016fc:	e006      	b.n	800170c <HAL_GPIO_Init+0x228>
 80016fe:	2303      	movs	r3, #3
 8001700:	e004      	b.n	800170c <HAL_GPIO_Init+0x228>
 8001702:	2302      	movs	r3, #2
 8001704:	e002      	b.n	800170c <HAL_GPIO_Init+0x228>
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_GPIO_Init+0x228>
 800170a:	2300      	movs	r3, #0
 800170c:	69fa      	ldr	r2, [r7, #28]
 800170e:	f002 0203 	and.w	r2, r2, #3
 8001712:	0092      	lsls	r2, r2, #2
 8001714:	4093      	lsls	r3, r2
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800171c:	4935      	ldr	r1, [pc, #212]	@ (80017f4 <HAL_GPIO_Init+0x310>)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	089b      	lsrs	r3, r3, #2
 8001722:	3302      	adds	r3, #2
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800172a:	4b3b      	ldr	r3, [pc, #236]	@ (8001818 <HAL_GPIO_Init+0x334>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	43db      	mvns	r3, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4013      	ands	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800174e:	4a32      	ldr	r2, [pc, #200]	@ (8001818 <HAL_GPIO_Init+0x334>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001754:	4b30      	ldr	r3, [pc, #192]	@ (8001818 <HAL_GPIO_Init+0x334>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001778:	4a27      	ldr	r2, [pc, #156]	@ (8001818 <HAL_GPIO_Init+0x334>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800177e:	4b26      	ldr	r3, [pc, #152]	@ (8001818 <HAL_GPIO_Init+0x334>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001818 <HAL_GPIO_Init+0x334>)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <HAL_GPIO_Init+0x334>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017cc:	4a12      	ldr	r2, [pc, #72]	@ (8001818 <HAL_GPIO_Init+0x334>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3301      	adds	r3, #1
 80017d6:	61fb      	str	r3, [r7, #28]
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	2b0f      	cmp	r3, #15
 80017dc:	f67f ae90 	bls.w	8001500 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	3724      	adds	r7, #36	@ 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020400 	.word	0x40020400
 8001800:	40020800 	.word	0x40020800
 8001804:	40020c00 	.word	0x40020c00
 8001808:	40021000 	.word	0x40021000
 800180c:	40021400 	.word	0x40021400
 8001810:	40021800 	.word	0x40021800
 8001814:	40021c00 	.word	0x40021c00
 8001818:	40013c00 	.word	0x40013c00

0800181c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	807b      	strh	r3, [r7, #2]
 8001828:	4613      	mov	r3, r2
 800182a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800182c:	787b      	ldrb	r3, [r7, #1]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001832:	887a      	ldrh	r2, [r7, #2]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001838:	e003      	b.n	8001842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800183a:	887b      	ldrh	r3, [r7, #2]
 800183c:	041a      	lsls	r2, r3, #16
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	619a      	str	r2, [r3, #24]
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af02      	add	r7, sp, #8
 8001854:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e059      	b.n	8001914 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d106      	bne.n	8001880 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f008 fb10 	bl	8009ea0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2203      	movs	r2, #3
 8001884:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800188e:	d102      	bne.n	8001896 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f005 f929 	bl	8006af2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6818      	ldr	r0, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	7c1a      	ldrb	r2, [r3, #16]
 80018a8:	f88d 2000 	strb.w	r2, [sp]
 80018ac:	3304      	adds	r3, #4
 80018ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b0:	f005 f8aa 	bl	8006a08 <USB_CoreInit>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2202      	movs	r2, #2
 80018be:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e026      	b.n	8001914 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2101      	movs	r1, #1
 80018cc:	4618      	mov	r0, r3
 80018ce:	f005 f921 	bl	8006b14 <USB_SetCurrentMode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2202      	movs	r2, #2
 80018dc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e017      	b.n	8001914 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6818      	ldr	r0, [r3, #0]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7c1a      	ldrb	r2, [r3, #16]
 80018ec:	f88d 2000 	strb.w	r2, [sp]
 80018f0:	3304      	adds	r3, #4
 80018f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018f4:	f005 fac4 	bl	8006e80 <USB_HostInit>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d005      	beq.n	800190a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2202      	movs	r2, #2
 8001902:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e004      	b.n	8001914 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2201      	movs	r2, #1
 800190e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b08b      	sub	sp, #44	@ 0x2c
 8001920:	af04      	add	r7, sp, #16
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	4608      	mov	r0, r1
 8001926:	4611      	mov	r1, r2
 8001928:	461a      	mov	r2, r3
 800192a:	4603      	mov	r3, r0
 800192c:	70fb      	strb	r3, [r7, #3]
 800192e:	460b      	mov	r3, r1
 8001930:	70bb      	strb	r3, [r7, #2]
 8001932:	4613      	mov	r3, r2
 8001934:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001936:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001938:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001940:	2b01      	cmp	r3, #1
 8001942:	d101      	bne.n	8001948 <HAL_HCD_HC_Init+0x2c>
 8001944:	2302      	movs	r3, #2
 8001946:	e09d      	b.n	8001a84 <HAL_HCD_HC_Init+0x168>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	1a9b      	subs	r3, r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	3319      	adds	r3, #25
 8001960:	2200      	movs	r2, #0
 8001962:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	1a9b      	subs	r3, r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	3314      	adds	r3, #20
 8001974:	787a      	ldrb	r2, [r7, #1]
 8001976:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	3315      	adds	r3, #21
 8001988:	78fa      	ldrb	r2, [r7, #3]
 800198a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800198c:	78fa      	ldrb	r2, [r7, #3]
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	4613      	mov	r3, r2
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	1a9b      	subs	r3, r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	440b      	add	r3, r1
 800199a:	3326      	adds	r3, #38	@ 0x26
 800199c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80019a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80019a2:	78fa      	ldrb	r2, [r7, #3]
 80019a4:	78bb      	ldrb	r3, [r7, #2]
 80019a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019aa:	b2d8      	uxtb	r0, r3
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	3316      	adds	r3, #22
 80019ba:	4602      	mov	r2, r0
 80019bc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80019be:	78fb      	ldrb	r3, [r7, #3]
 80019c0:	4619      	mov	r1, r3
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 fbc8 	bl	8002158 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80019c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	da0a      	bge.n	80019e6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	1a9b      	subs	r3, r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	440b      	add	r3, r1
 80019de:	3317      	adds	r3, #23
 80019e0:	2201      	movs	r2, #1
 80019e2:	701a      	strb	r2, [r3, #0]
 80019e4:	e009      	b.n	80019fa <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	1a9b      	subs	r3, r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	440b      	add	r3, r1
 80019f4:	3317      	adds	r3, #23
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f005 fba2 	bl	8007148 <USB_GetHostSpeed>
 8001a04:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001a06:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d10b      	bne.n	8001a26 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001a0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d107      	bne.n	8001a26 <HAL_HCD_HC_Init+0x10a>
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d104      	bne.n	8001a26 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2bbc      	cmp	r3, #188	@ 0xbc
 8001a20:	d901      	bls.n	8001a26 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001a22:	23bc      	movs	r3, #188	@ 0xbc
 8001a24:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001a26:	78fa      	ldrb	r2, [r7, #3]
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	1a9b      	subs	r3, r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	440b      	add	r3, r1
 8001a34:	3318      	adds	r3, #24
 8001a36:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001a3c:	78fa      	ldrb	r2, [r7, #3]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	b298      	uxth	r0, r3
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	3328      	adds	r3, #40	@ 0x28
 8001a50:	4602      	mov	r2, r0
 8001a52:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6818      	ldr	r0, [r3, #0]
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	787c      	ldrb	r4, [r7, #1]
 8001a5e:	78ba      	ldrb	r2, [r7, #2]
 8001a60:	78f9      	ldrb	r1, [r7, #3]
 8001a62:	9302      	str	r3, [sp, #8]
 8001a64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a68:	9301      	str	r3, [sp, #4]
 8001a6a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	4623      	mov	r3, r4
 8001a72:	f005 fb91 	bl	8007198 <USB_HC_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	371c      	adds	r7, #28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd90      	pop	{r4, r7, pc}

08001a8c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d101      	bne.n	8001aaa <HAL_HCD_HC_Halt+0x1e>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	e00f      	b.n	8001aca <HAL_HCD_HC_Halt+0x3e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2201      	movs	r2, #1
 8001aae:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	78fa      	ldrb	r2, [r7, #3]
 8001ab8:	4611      	mov	r1, r2
 8001aba:	4618      	mov	r0, r3
 8001abc:	f005 ff23 	bl	8007906 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	4608      	mov	r0, r1
 8001ade:	4611      	mov	r1, r2
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	70fb      	strb	r3, [r7, #3]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	70bb      	strb	r3, [r7, #2]
 8001aea:	4613      	mov	r3, r2
 8001aec:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001aee:	78fa      	ldrb	r2, [r7, #3]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	1a9b      	subs	r3, r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	3317      	adds	r3, #23
 8001afe:	78ba      	ldrb	r2, [r7, #2]
 8001b00:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001b02:	78fa      	ldrb	r2, [r7, #3]
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	1a9b      	subs	r3, r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	440b      	add	r3, r1
 8001b10:	3326      	adds	r3, #38	@ 0x26
 8001b12:	787a      	ldrb	r2, [r7, #1]
 8001b14:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001b16:	7c3b      	ldrb	r3, [r7, #16]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d114      	bne.n	8001b46 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001b1c:	78fa      	ldrb	r2, [r7, #3]
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	011b      	lsls	r3, r3, #4
 8001b24:	1a9b      	subs	r3, r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	440b      	add	r3, r1
 8001b2a:	332a      	adds	r3, #42	@ 0x2a
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	3319      	adds	r3, #25
 8001b40:	7f3a      	ldrb	r2, [r7, #28]
 8001b42:	701a      	strb	r2, [r3, #0]
 8001b44:	e009      	b.n	8001b5a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b46:	78fa      	ldrb	r2, [r7, #3]
 8001b48:	6879      	ldr	r1, [r7, #4]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	1a9b      	subs	r3, r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	440b      	add	r3, r1
 8001b54:	332a      	adds	r3, #42	@ 0x2a
 8001b56:	2202      	movs	r2, #2
 8001b58:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001b5a:	787b      	ldrb	r3, [r7, #1]
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	f200 8102 	bhi.w	8001d66 <HAL_HCD_HC_SubmitRequest+0x292>
 8001b62:	a201      	add	r2, pc, #4	@ (adr r2, 8001b68 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b68:	08001b79 	.word	0x08001b79
 8001b6c:	08001d51 	.word	0x08001d51
 8001b70:	08001c3d 	.word	0x08001c3d
 8001b74:	08001cc7 	.word	0x08001cc7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001b78:	7c3b      	ldrb	r3, [r7, #16]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	f040 80f5 	bne.w	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001b80:	78bb      	ldrb	r3, [r7, #2]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d12d      	bne.n	8001be2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001b86:	8b3b      	ldrh	r3, [r7, #24]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d109      	bne.n	8001ba0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001b8c:	78fa      	ldrb	r2, [r7, #3]
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	1a9b      	subs	r3, r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	440b      	add	r3, r1
 8001b9a:	333d      	adds	r3, #61	@ 0x3d
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ba0:	78fa      	ldrb	r2, [r7, #3]
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	1a9b      	subs	r3, r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	440b      	add	r3, r1
 8001bae:	333d      	adds	r3, #61	@ 0x3d
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10a      	bne.n	8001bcc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bb6:	78fa      	ldrb	r2, [r7, #3]
 8001bb8:	6879      	ldr	r1, [r7, #4]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	1a9b      	subs	r3, r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	440b      	add	r3, r1
 8001bc4:	332a      	adds	r3, #42	@ 0x2a
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001bca:	e0ce      	b.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bcc:	78fa      	ldrb	r2, [r7, #3]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	1a9b      	subs	r3, r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	332a      	adds	r3, #42	@ 0x2a
 8001bdc:	2202      	movs	r2, #2
 8001bde:	701a      	strb	r2, [r3, #0]
      break;
 8001be0:	e0c3      	b.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001be2:	78fa      	ldrb	r2, [r7, #3]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	4613      	mov	r3, r2
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	1a9b      	subs	r3, r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	440b      	add	r3, r1
 8001bf0:	331a      	adds	r3, #26
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	f040 80b8 	bne.w	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001bfa:	78fa      	ldrb	r2, [r7, #3]
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	011b      	lsls	r3, r3, #4
 8001c02:	1a9b      	subs	r3, r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	440b      	add	r3, r1
 8001c08:	333c      	adds	r3, #60	@ 0x3c
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10a      	bne.n	8001c26 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c10:	78fa      	ldrb	r2, [r7, #3]
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	4613      	mov	r3, r2
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	1a9b      	subs	r3, r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	440b      	add	r3, r1
 8001c1e:	332a      	adds	r3, #42	@ 0x2a
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
      break;
 8001c24:	e0a1      	b.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c26:	78fa      	ldrb	r2, [r7, #3]
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	011b      	lsls	r3, r3, #4
 8001c2e:	1a9b      	subs	r3, r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	440b      	add	r3, r1
 8001c34:	332a      	adds	r3, #42	@ 0x2a
 8001c36:	2202      	movs	r2, #2
 8001c38:	701a      	strb	r2, [r3, #0]
      break;
 8001c3a:	e096      	b.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001c3c:	78bb      	ldrb	r3, [r7, #2]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d120      	bne.n	8001c84 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c42:	78fa      	ldrb	r2, [r7, #3]
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	1a9b      	subs	r3, r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	440b      	add	r3, r1
 8001c50:	333d      	adds	r3, #61	@ 0x3d
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10a      	bne.n	8001c6e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c58:	78fa      	ldrb	r2, [r7, #3]
 8001c5a:	6879      	ldr	r1, [r7, #4]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	1a9b      	subs	r3, r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	440b      	add	r3, r1
 8001c66:	332a      	adds	r3, #42	@ 0x2a
 8001c68:	2200      	movs	r2, #0
 8001c6a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001c6c:	e07e      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c6e:	78fa      	ldrb	r2, [r7, #3]
 8001c70:	6879      	ldr	r1, [r7, #4]
 8001c72:	4613      	mov	r3, r2
 8001c74:	011b      	lsls	r3, r3, #4
 8001c76:	1a9b      	subs	r3, r3, r2
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	440b      	add	r3, r1
 8001c7c:	332a      	adds	r3, #42	@ 0x2a
 8001c7e:	2202      	movs	r2, #2
 8001c80:	701a      	strb	r2, [r3, #0]
      break;
 8001c82:	e073      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c84:	78fa      	ldrb	r2, [r7, #3]
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	011b      	lsls	r3, r3, #4
 8001c8c:	1a9b      	subs	r3, r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	333c      	adds	r3, #60	@ 0x3c
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10a      	bne.n	8001cb0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c9a:	78fa      	ldrb	r2, [r7, #3]
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	011b      	lsls	r3, r3, #4
 8001ca2:	1a9b      	subs	r3, r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	332a      	adds	r3, #42	@ 0x2a
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
      break;
 8001cae:	e05d      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cb0:	78fa      	ldrb	r2, [r7, #3]
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	1a9b      	subs	r3, r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	332a      	adds	r3, #42	@ 0x2a
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	701a      	strb	r2, [r3, #0]
      break;
 8001cc4:	e052      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001cc6:	78bb      	ldrb	r3, [r7, #2]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d120      	bne.n	8001d0e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ccc:	78fa      	ldrb	r2, [r7, #3]
 8001cce:	6879      	ldr	r1, [r7, #4]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	011b      	lsls	r3, r3, #4
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	440b      	add	r3, r1
 8001cda:	333d      	adds	r3, #61	@ 0x3d
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10a      	bne.n	8001cf8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ce2:	78fa      	ldrb	r2, [r7, #3]
 8001ce4:	6879      	ldr	r1, [r7, #4]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	1a9b      	subs	r3, r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	440b      	add	r3, r1
 8001cf0:	332a      	adds	r3, #42	@ 0x2a
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001cf6:	e039      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	332a      	adds	r3, #42	@ 0x2a
 8001d08:	2202      	movs	r2, #2
 8001d0a:	701a      	strb	r2, [r3, #0]
      break;
 8001d0c:	e02e      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d0e:	78fa      	ldrb	r2, [r7, #3]
 8001d10:	6879      	ldr	r1, [r7, #4]
 8001d12:	4613      	mov	r3, r2
 8001d14:	011b      	lsls	r3, r3, #4
 8001d16:	1a9b      	subs	r3, r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	333c      	adds	r3, #60	@ 0x3c
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10a      	bne.n	8001d3a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d24:	78fa      	ldrb	r2, [r7, #3]
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	011b      	lsls	r3, r3, #4
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	440b      	add	r3, r1
 8001d32:	332a      	adds	r3, #42	@ 0x2a
 8001d34:	2200      	movs	r2, #0
 8001d36:	701a      	strb	r2, [r3, #0]
      break;
 8001d38:	e018      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d3a:	78fa      	ldrb	r2, [r7, #3]
 8001d3c:	6879      	ldr	r1, [r7, #4]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	011b      	lsls	r3, r3, #4
 8001d42:	1a9b      	subs	r3, r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	332a      	adds	r3, #42	@ 0x2a
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	701a      	strb	r2, [r3, #0]
      break;
 8001d4e:	e00d      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d50:	78fa      	ldrb	r2, [r7, #3]
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	4613      	mov	r3, r2
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	1a9b      	subs	r3, r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	332a      	adds	r3, #42	@ 0x2a
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
      break;
 8001d64:	e002      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001d66:	bf00      	nop
 8001d68:	e000      	b.n	8001d6c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001d6a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001d6c:	78fa      	ldrb	r2, [r7, #3]
 8001d6e:	6879      	ldr	r1, [r7, #4]
 8001d70:	4613      	mov	r3, r2
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	332c      	adds	r3, #44	@ 0x2c
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001d80:	78fa      	ldrb	r2, [r7, #3]
 8001d82:	8b39      	ldrh	r1, [r7, #24]
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	4613      	mov	r3, r2
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	1a9b      	subs	r3, r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4403      	add	r3, r0
 8001d90:	3334      	adds	r3, #52	@ 0x34
 8001d92:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001d94:	78fa      	ldrb	r2, [r7, #3]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	334c      	adds	r3, #76	@ 0x4c
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001da8:	78fa      	ldrb	r2, [r7, #3]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	011b      	lsls	r3, r3, #4
 8001db0:	1a9b      	subs	r3, r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	3338      	adds	r3, #56	@ 0x38
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001dbc:	78fa      	ldrb	r2, [r7, #3]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	1a9b      	subs	r3, r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	3315      	adds	r3, #21
 8001dcc:	78fa      	ldrb	r2, [r7, #3]
 8001dce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001dd0:	78fa      	ldrb	r2, [r7, #3]
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	011b      	lsls	r3, r3, #4
 8001dd8:	1a9b      	subs	r3, r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	440b      	add	r3, r1
 8001dde:	334d      	adds	r3, #77	@ 0x4d
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6818      	ldr	r0, [r3, #0]
 8001de8:	78fa      	ldrb	r2, [r7, #3]
 8001dea:	4613      	mov	r3, r2
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	1a9b      	subs	r3, r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	3310      	adds	r3, #16
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4413      	add	r3, r2
 8001df8:	1d19      	adds	r1, r3, #4
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	799b      	ldrb	r3, [r3, #6]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	f005 faf6 	bl	80073f0 <USB_HC_StartXfer>
 8001e04:	4603      	mov	r3, r0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop

08001e10 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f004 ffea 	bl	8006e00 <USB_GetMode>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	f040 80fb 	bne.w	800202a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f004 ffad 	bl	8006d98 <USB_ReadInterrupts>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80f1 	beq.w	8002028 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f004 ffa4 	bl	8006d98 <USB_ReadInterrupts>
 8001e50:	4603      	mov	r3, r0
 8001e52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001e5a:	d104      	bne.n	8001e66 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001e64:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f004 ff94 	bl	8006d98 <USB_ReadInterrupts>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e7a:	d104      	bne.n	8001e86 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001e84:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f004 ff84 	bl	8006d98 <USB_ReadInterrupts>
 8001e90:	4603      	mov	r3, r0
 8001e92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001e9a:	d104      	bne.n	8001ea6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ea4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f004 ff74 	bl	8006d98 <USB_ReadInterrupts>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d103      	bne.n	8001ec2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f004 ff66 	bl	8006d98 <USB_ReadInterrupts>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ed2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ed6:	d120      	bne.n	8001f1a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ee0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d113      	bne.n	8001f1a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ef2:	2110      	movs	r1, #16
 8001ef4:	6938      	ldr	r0, [r7, #16]
 8001ef6:	f004 fe59 	bl	8006bac <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001efa:	6938      	ldr	r0, [r7, #16]
 8001efc:	f004 fe88 	bl	8006c10 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	7a5b      	ldrb	r3, [r3, #9]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d105      	bne.n	8001f14 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f005 f87a 	bl	8007008 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f008 f841 	bl	8009f9c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f004 ff3a 	bl	8006d98 <USB_ReadInterrupts>
 8001f24:	4603      	mov	r3, r0
 8001f26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f2e:	d102      	bne.n	8001f36 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f001 fd4d 	bl	80039d0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f004 ff2c 	bl	8006d98 <USB_ReadInterrupts>
 8001f40:	4603      	mov	r3, r0
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	2b08      	cmp	r3, #8
 8001f48:	d106      	bne.n	8001f58 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f008 f80a 	bl	8009f64 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2208      	movs	r2, #8
 8001f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f004 ff1b 	bl	8006d98 <USB_ReadInterrupts>
 8001f62:	4603      	mov	r3, r0
 8001f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f6c:	d139      	bne.n	8001fe2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f005 fcb6 	bl	80078e4 <USB_HC_ReadInterrupt>
 8001f78:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	e025      	b.n	8001fcc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	68ba      	ldr	r2, [r7, #8]
 8001f88:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d018      	beq.n	8001fc6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001faa:	d106      	bne.n	8001fba <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f905 	bl	80021c2 <HCD_HC_IN_IRQHandler>
 8001fb8:	e005      	b.n	8001fc6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 ff67 	bl	8002e94 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	795b      	ldrb	r3, [r3, #5]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d3d3      	bcc.n	8001f80 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f004 fed6 	bl	8006d98 <USB_ReadInterrupts>
 8001fec:	4603      	mov	r3, r0
 8001fee:	f003 0310 	and.w	r3, r3, #16
 8001ff2:	2b10      	cmp	r3, #16
 8001ff4:	d101      	bne.n	8001ffa <HAL_HCD_IRQHandler+0x1ea>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_HCD_IRQHandler+0x1ec>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d014      	beq.n	800202a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699a      	ldr	r2, [r3, #24]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0210 	bic.w	r2, r2, #16
 800200e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f001 fbfe 	bl	8003812 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	699a      	ldr	r2, [r3, #24]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f042 0210 	orr.w	r2, r2, #16
 8002024:	619a      	str	r2, [r3, #24]
 8002026:	e000      	b.n	800202a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002028:	bf00      	nop
    }
  }
}
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800203e:	2b01      	cmp	r3, #1
 8002040:	d101      	bne.n	8002046 <HAL_HCD_Start+0x16>
 8002042:	2302      	movs	r3, #2
 8002044:	e013      	b.n	800206e <HAL_HCD_Start+0x3e>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2101      	movs	r1, #1
 8002054:	4618      	mov	r0, r3
 8002056:	f005 f83e 	bl	80070d6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f004 fd36 	bl	8006ad0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_HCD_Stop+0x16>
 8002088:	2302      	movs	r3, #2
 800208a:	e00d      	b.n	80020a8 <HAL_HCD_Stop+0x32>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f005 fd91 	bl	8007bc0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f004 ffe0 	bl	8007082 <USB_ResetPort>
 80020c2:	4603      	mov	r3, r0
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	460b      	mov	r3, r1
 80020d6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	334c      	adds	r3, #76	@ 0x4c
 80020e8:	781b      	ldrb	r3, [r3, #0]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
 80020fe:	460b      	mov	r3, r1
 8002100:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002102:	78fa      	ldrb	r2, [r7, #3]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	440b      	add	r3, r1
 8002110:	3338      	adds	r3, #56	@ 0x38
 8002112:	681b      	ldr	r3, [r3, #0]
}
 8002114:	4618      	mov	r0, r3
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f005 f822 	bl	8007176 <USB_GetCurrentFrame>
 8002132:	4603      	mov	r3, r0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f004 fffd 	bl	8007148 <USB_GetHostSpeed>
 800214e:	4603      	mov	r3, r0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	1a9b      	subs	r3, r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	331a      	adds	r3, #26
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	1a9b      	subs	r3, r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	331b      	adds	r3, #27
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800218c:	78fa      	ldrb	r2, [r7, #3]
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	011b      	lsls	r3, r3, #4
 8002194:	1a9b      	subs	r3, r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3325      	adds	r3, #37	@ 0x25
 800219c:	2200      	movs	r2, #0
 800219e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80021a0:	78fa      	ldrb	r2, [r7, #3]
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	1a9b      	subs	r3, r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	3324      	adds	r3, #36	@ 0x24
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	460b      	mov	r3, r1
 80021cc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f004 fdec 	bl	8006dbe <USB_ReadChInterrupts>
 80021e6:	4603      	mov	r3, r0
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d11a      	bne.n	8002226 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80021f0:	78fb      	ldrb	r3, [r7, #3]
 80021f2:	015a      	lsls	r2, r3, #5
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	4413      	add	r3, r2
 80021f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021fc:	461a      	mov	r2, r3
 80021fe:	2304      	movs	r3, #4
 8002200:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002202:	78fa      	ldrb	r2, [r7, #3]
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	011b      	lsls	r3, r3, #4
 800220a:	1a9b      	subs	r3, r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	440b      	add	r3, r1
 8002210:	334d      	adds	r3, #77	@ 0x4d
 8002212:	2207      	movs	r2, #7
 8002214:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	78fa      	ldrb	r2, [r7, #3]
 800221c:	4611      	mov	r1, r2
 800221e:	4618      	mov	r0, r3
 8002220:	f005 fb71 	bl	8007906 <USB_HC_Halt>
 8002224:	e09e      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	78fa      	ldrb	r2, [r7, #3]
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f004 fdc5 	bl	8006dbe <USB_ReadChInterrupts>
 8002234:	4603      	mov	r3, r0
 8002236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800223e:	d11b      	bne.n	8002278 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	015a      	lsls	r2, r3, #5
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	4413      	add	r3, r2
 8002248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224c:	461a      	mov	r2, r3
 800224e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002252:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002254:	78fa      	ldrb	r2, [r7, #3]
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	334d      	adds	r3, #77	@ 0x4d
 8002264:	2208      	movs	r2, #8
 8002266:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	78fa      	ldrb	r2, [r7, #3]
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f005 fb48 	bl	8007906 <USB_HC_Halt>
 8002276:	e075      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	78fa      	ldrb	r2, [r7, #3]
 800227e:	4611      	mov	r1, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f004 fd9c 	bl	8006dbe <USB_ReadChInterrupts>
 8002286:	4603      	mov	r3, r0
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b08      	cmp	r3, #8
 800228e:	d11a      	bne.n	80022c6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	015a      	lsls	r2, r3, #5
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	4413      	add	r3, r2
 8002298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800229c:	461a      	mov	r2, r3
 800229e:	2308      	movs	r3, #8
 80022a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	334d      	adds	r3, #77	@ 0x4d
 80022b2:	2206      	movs	r2, #6
 80022b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	78fa      	ldrb	r2, [r7, #3]
 80022bc:	4611      	mov	r1, r2
 80022be:	4618      	mov	r0, r3
 80022c0:	f005 fb21 	bl	8007906 <USB_HC_Halt>
 80022c4:	e04e      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	4611      	mov	r1, r2
 80022ce:	4618      	mov	r0, r3
 80022d0:	f004 fd75 	bl	8006dbe <USB_ReadChInterrupts>
 80022d4:	4603      	mov	r3, r0
 80022d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022de:	d11b      	bne.n	8002318 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80022e0:	78fb      	ldrb	r3, [r7, #3]
 80022e2:	015a      	lsls	r2, r3, #5
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4413      	add	r3, r2
 80022e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022ec:	461a      	mov	r2, r3
 80022ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80022f4:	78fa      	ldrb	r2, [r7, #3]
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	4613      	mov	r3, r2
 80022fa:	011b      	lsls	r3, r3, #4
 80022fc:	1a9b      	subs	r3, r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	440b      	add	r3, r1
 8002302:	334d      	adds	r3, #77	@ 0x4d
 8002304:	2209      	movs	r2, #9
 8002306:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f005 faf8 	bl	8007906 <USB_HC_Halt>
 8002316:	e025      	b.n	8002364 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	78fa      	ldrb	r2, [r7, #3]
 800231e:	4611      	mov	r1, r2
 8002320:	4618      	mov	r0, r3
 8002322:	f004 fd4c 	bl	8006dbe <USB_ReadChInterrupts>
 8002326:	4603      	mov	r3, r0
 8002328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800232c:	2b80      	cmp	r3, #128	@ 0x80
 800232e:	d119      	bne.n	8002364 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002330:	78fb      	ldrb	r3, [r7, #3]
 8002332:	015a      	lsls	r2, r3, #5
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	4413      	add	r3, r2
 8002338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800233c:	461a      	mov	r2, r3
 800233e:	2380      	movs	r3, #128	@ 0x80
 8002340:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002342:	78fa      	ldrb	r2, [r7, #3]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	334d      	adds	r3, #77	@ 0x4d
 8002352:	2207      	movs	r2, #7
 8002354:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	4611      	mov	r1, r2
 800235e:	4618      	mov	r0, r3
 8002360:	f005 fad1 	bl	8007906 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	78fa      	ldrb	r2, [r7, #3]
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f004 fd26 	bl	8006dbe <USB_ReadChInterrupts>
 8002372:	4603      	mov	r3, r0
 8002374:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800237c:	d112      	bne.n	80023a4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f005 fabd 	bl	8007906 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	015a      	lsls	r2, r3, #5
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4413      	add	r3, r2
 8002394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002398:	461a      	mov	r2, r3
 800239a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800239e:	6093      	str	r3, [r2, #8]
 80023a0:	f000 bd75 	b.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	78fa      	ldrb	r2, [r7, #3]
 80023aa:	4611      	mov	r1, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f004 fd06 	bl	8006dbe <USB_ReadChInterrupts>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	f040 8128 	bne.w	800260e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	015a      	lsls	r2, r3, #5
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023ca:	461a      	mov	r2, r3
 80023cc:	2320      	movs	r3, #32
 80023ce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	331b      	adds	r3, #27
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d119      	bne.n	800241a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	331b      	adds	r3, #27
 80023f6:	2200      	movs	r2, #0
 80023f8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	015a      	lsls	r2, r3, #5
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	4413      	add	r3, r2
 8002402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	0151      	lsls	r1, r2, #5
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	440a      	add	r2, r1
 8002410:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002418:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	799b      	ldrb	r3, [r3, #6]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d01b      	beq.n	800245a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	011b      	lsls	r3, r3, #4
 800242a:	1a9b      	subs	r3, r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	3330      	adds	r3, #48	@ 0x30
 8002432:	6819      	ldr	r1, [r3, #0]
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	015a      	lsls	r2, r3, #5
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	4413      	add	r3, r2
 800243c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002446:	78fa      	ldrb	r2, [r7, #3]
 8002448:	1ac9      	subs	r1, r1, r3
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	1a9b      	subs	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4403      	add	r3, r0
 8002456:	3338      	adds	r3, #56	@ 0x38
 8002458:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	334d      	adds	r3, #77	@ 0x4d
 800246a:	2201      	movs	r2, #1
 800246c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800246e:	78fa      	ldrb	r2, [r7, #3]
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	3344      	adds	r3, #68	@ 0x44
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	015a      	lsls	r2, r3, #5
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	4413      	add	r3, r2
 800248a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800248e:	461a      	mov	r2, r3
 8002490:	2301      	movs	r3, #1
 8002492:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002494:	78fa      	ldrb	r2, [r7, #3]
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	3326      	adds	r3, #38	@ 0x26
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024aa:	78fa      	ldrb	r2, [r7, #3]
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	4613      	mov	r3, r2
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	1a9b      	subs	r3, r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	440b      	add	r3, r1
 80024b8:	3326      	adds	r3, #38	@ 0x26
 80024ba:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d110      	bne.n	80024e2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	78fa      	ldrb	r2, [r7, #3]
 80024c6:	4611      	mov	r1, r2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f005 fa1c 	bl	8007906 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80024ce:	78fb      	ldrb	r3, [r7, #3]
 80024d0:	015a      	lsls	r2, r3, #5
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4413      	add	r3, r2
 80024d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024da:	461a      	mov	r2, r3
 80024dc:	2310      	movs	r3, #16
 80024de:	6093      	str	r3, [r2, #8]
 80024e0:	e03d      	b.n	800255e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80024e2:	78fa      	ldrb	r2, [r7, #3]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	3326      	adds	r3, #38	@ 0x26
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d00a      	beq.n	800250e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80024f8:	78fa      	ldrb	r2, [r7, #3]
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	3326      	adds	r3, #38	@ 0x26
 8002508:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800250a:	2b01      	cmp	r3, #1
 800250c:	d127      	bne.n	800255e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	015a      	lsls	r2, r3, #5
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	4413      	add	r3, r2
 8002516:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	78fa      	ldrb	r2, [r7, #3]
 800251e:	0151      	lsls	r1, r2, #5
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	440a      	add	r2, r1
 8002524:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002528:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800252c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800252e:	78fa      	ldrb	r2, [r7, #3]
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	4613      	mov	r3, r2
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	1a9b      	subs	r3, r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	334c      	adds	r3, #76	@ 0x4c
 800253e:	2201      	movs	r2, #1
 8002540:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	334c      	adds	r3, #76	@ 0x4c
 8002552:	781a      	ldrb	r2, [r3, #0]
 8002554:	78fb      	ldrb	r3, [r7, #3]
 8002556:	4619      	mov	r1, r3
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f007 fd2d 	bl	8009fb8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	799b      	ldrb	r3, [r3, #6]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d13b      	bne.n	80025de <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002566:	78fa      	ldrb	r2, [r7, #3]
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	011b      	lsls	r3, r3, #4
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	3338      	adds	r3, #56	@ 0x38
 8002576:	6819      	ldr	r1, [r3, #0]
 8002578:	78fa      	ldrb	r2, [r7, #3]
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4403      	add	r3, r0
 8002586:	3328      	adds	r3, #40	@ 0x28
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	440b      	add	r3, r1
 800258c:	1e59      	subs	r1, r3, #1
 800258e:	78fa      	ldrb	r2, [r7, #3]
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	011b      	lsls	r3, r3, #4
 8002596:	1a9b      	subs	r3, r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4403      	add	r3, r0
 800259c:	3328      	adds	r3, #40	@ 0x28
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 8470 	beq.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80025ae:	78fa      	ldrb	r2, [r7, #3]
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	4613      	mov	r3, r2
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	1a9b      	subs	r3, r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	333c      	adds	r3, #60	@ 0x3c
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	f083 0301 	eor.w	r3, r3, #1
 80025c6:	b2d8      	uxtb	r0, r3
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	333c      	adds	r3, #60	@ 0x3c
 80025d6:	4602      	mov	r2, r0
 80025d8:	701a      	strb	r2, [r3, #0]
 80025da:	f000 bc58 	b.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	333c      	adds	r3, #60	@ 0x3c
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	78fa      	ldrb	r2, [r7, #3]
 80025f2:	f083 0301 	eor.w	r3, r3, #1
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	1a9b      	subs	r3, r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	333c      	adds	r3, #60	@ 0x3c
 8002606:	4602      	mov	r2, r0
 8002608:	701a      	strb	r2, [r3, #0]
 800260a:	f000 bc40 	b.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	78fa      	ldrb	r2, [r7, #3]
 8002614:	4611      	mov	r1, r2
 8002616:	4618      	mov	r0, r3
 8002618:	f004 fbd1 	bl	8006dbe <USB_ReadChInterrupts>
 800261c:	4603      	mov	r3, r0
 800261e:	f003 0320 	and.w	r3, r3, #32
 8002622:	2b20      	cmp	r3, #32
 8002624:	d131      	bne.n	800268a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002626:	78fb      	ldrb	r3, [r7, #3]
 8002628:	015a      	lsls	r2, r3, #5
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4413      	add	r3, r2
 800262e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002632:	461a      	mov	r2, r3
 8002634:	2320      	movs	r3, #32
 8002636:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	331a      	adds	r3, #26
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	2b01      	cmp	r3, #1
 800264c:	f040 841f 	bne.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	331b      	adds	r3, #27
 8002660:	2201      	movs	r2, #1
 8002662:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002664:	78fa      	ldrb	r2, [r7, #3]
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	1a9b      	subs	r3, r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	440b      	add	r3, r1
 8002672:	334d      	adds	r3, #77	@ 0x4d
 8002674:	2203      	movs	r2, #3
 8002676:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f005 f940 	bl	8007906 <USB_HC_Halt>
 8002686:	f000 bc02 	b.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	78fa      	ldrb	r2, [r7, #3]
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f004 fb93 	bl	8006dbe <USB_ReadChInterrupts>
 8002698:	4603      	mov	r3, r0
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b02      	cmp	r3, #2
 80026a0:	f040 8305 	bne.w	8002cae <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026b0:	461a      	mov	r2, r3
 80026b2:	2302      	movs	r3, #2
 80026b4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	6879      	ldr	r1, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	011b      	lsls	r3, r3, #4
 80026be:	1a9b      	subs	r3, r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	440b      	add	r3, r1
 80026c4:	334d      	adds	r3, #77	@ 0x4d
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d114      	bne.n	80026f6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	011b      	lsls	r3, r3, #4
 80026d4:	1a9b      	subs	r3, r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	334d      	adds	r3, #77	@ 0x4d
 80026dc:	2202      	movs	r2, #2
 80026de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80026e0:	78fa      	ldrb	r2, [r7, #3]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	1a9b      	subs	r3, r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	334c      	adds	r3, #76	@ 0x4c
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
 80026f4:	e2cc      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80026f6:	78fa      	ldrb	r2, [r7, #3]
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	4613      	mov	r3, r2
 80026fc:	011b      	lsls	r3, r3, #4
 80026fe:	1a9b      	subs	r3, r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	440b      	add	r3, r1
 8002704:	334d      	adds	r3, #77	@ 0x4d
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b06      	cmp	r3, #6
 800270a:	d114      	bne.n	8002736 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800270c:	78fa      	ldrb	r2, [r7, #3]
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	1a9b      	subs	r3, r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	334d      	adds	r3, #77	@ 0x4d
 800271c:	2202      	movs	r2, #2
 800271e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002720:	78fa      	ldrb	r2, [r7, #3]
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	334c      	adds	r3, #76	@ 0x4c
 8002730:	2205      	movs	r2, #5
 8002732:	701a      	strb	r2, [r3, #0]
 8002734:	e2ac      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002736:	78fa      	ldrb	r2, [r7, #3]
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	1a9b      	subs	r3, r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	440b      	add	r3, r1
 8002744:	334d      	adds	r3, #77	@ 0x4d
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b07      	cmp	r3, #7
 800274a:	d00b      	beq.n	8002764 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	1a9b      	subs	r3, r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	334d      	adds	r3, #77	@ 0x4d
 800275c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800275e:	2b09      	cmp	r3, #9
 8002760:	f040 80a6 	bne.w	80028b0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002764:	78fa      	ldrb	r2, [r7, #3]
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	011b      	lsls	r3, r3, #4
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	334d      	adds	r3, #77	@ 0x4d
 8002774:	2202      	movs	r2, #2
 8002776:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	3344      	adds	r3, #68	@ 0x44
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	1c59      	adds	r1, r3, #1
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	4613      	mov	r3, r2
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	1a9b      	subs	r3, r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4403      	add	r3, r0
 8002798:	3344      	adds	r3, #68	@ 0x44
 800279a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800279c:	78fa      	ldrb	r2, [r7, #3]
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	4613      	mov	r3, r2
 80027a2:	011b      	lsls	r3, r3, #4
 80027a4:	1a9b      	subs	r3, r3, r2
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	3344      	adds	r3, #68	@ 0x44
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d943      	bls.n	800283a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80027b2:	78fa      	ldrb	r2, [r7, #3]
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	1a9b      	subs	r3, r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	3344      	adds	r3, #68	@ 0x44
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80027c6:	78fa      	ldrb	r2, [r7, #3]
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	4613      	mov	r3, r2
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	1a9b      	subs	r3, r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	331a      	adds	r3, #26
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d123      	bne.n	8002824 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	331b      	adds	r3, #27
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	331c      	adds	r3, #28
 8002800:	2200      	movs	r2, #0
 8002802:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	015a      	lsls	r2, r3, #5
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	4413      	add	r3, r2
 800280c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	78fa      	ldrb	r2, [r7, #3]
 8002814:	0151      	lsls	r1, r2, #5
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	440a      	add	r2, r1
 800281a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800281e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002822:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002824:	78fa      	ldrb	r2, [r7, #3]
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	4613      	mov	r3, r2
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	1a9b      	subs	r3, r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	334c      	adds	r3, #76	@ 0x4c
 8002834:	2204      	movs	r2, #4
 8002836:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002838:	e229      	b.n	8002c8e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800283a:	78fa      	ldrb	r2, [r7, #3]
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	4613      	mov	r3, r2
 8002840:	011b      	lsls	r3, r3, #4
 8002842:	1a9b      	subs	r3, r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	440b      	add	r3, r1
 8002848:	334c      	adds	r3, #76	@ 0x4c
 800284a:	2202      	movs	r2, #2
 800284c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800284e:	78fa      	ldrb	r2, [r7, #3]
 8002850:	6879      	ldr	r1, [r7, #4]
 8002852:	4613      	mov	r3, r2
 8002854:	011b      	lsls	r3, r3, #4
 8002856:	1a9b      	subs	r3, r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	440b      	add	r3, r1
 800285c:	3326      	adds	r3, #38	@ 0x26
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00b      	beq.n	800287c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	4613      	mov	r3, r2
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	1a9b      	subs	r3, r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	3326      	adds	r3, #38	@ 0x26
 8002874:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002876:	2b02      	cmp	r3, #2
 8002878:	f040 8209 	bne.w	8002c8e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	015a      	lsls	r2, r3, #5
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4413      	add	r3, r2
 8002884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002892:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800289a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	015a      	lsls	r2, r3, #5
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4413      	add	r3, r2
 80028a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a8:	461a      	mov	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80028ae:	e1ee      	b.n	8002c8e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80028b0:	78fa      	ldrb	r2, [r7, #3]
 80028b2:	6879      	ldr	r1, [r7, #4]
 80028b4:	4613      	mov	r3, r2
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	334d      	adds	r3, #77	@ 0x4d
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	f040 80c8 	bne.w	8002a58 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028c8:	78fa      	ldrb	r2, [r7, #3]
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4613      	mov	r3, r2
 80028ce:	011b      	lsls	r3, r3, #4
 80028d0:	1a9b      	subs	r3, r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	334d      	adds	r3, #77	@ 0x4d
 80028d8:	2202      	movs	r2, #2
 80028da:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	331b      	adds	r3, #27
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	f040 81ce 	bne.w	8002c90 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	1a9b      	subs	r3, r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	3326      	adds	r3, #38	@ 0x26
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d16b      	bne.n	80029e2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800290a:	78fa      	ldrb	r2, [r7, #3]
 800290c:	6879      	ldr	r1, [r7, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	1a9b      	subs	r3, r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	3348      	adds	r3, #72	@ 0x48
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	1c59      	adds	r1, r3, #1
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4403      	add	r3, r0
 800292a:	3348      	adds	r3, #72	@ 0x48
 800292c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	3348      	adds	r3, #72	@ 0x48
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b02      	cmp	r3, #2
 8002942:	d943      	bls.n	80029cc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002944:	78fa      	ldrb	r2, [r7, #3]
 8002946:	6879      	ldr	r1, [r7, #4]
 8002948:	4613      	mov	r3, r2
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	1a9b      	subs	r3, r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	3348      	adds	r3, #72	@ 0x48
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002958:	78fa      	ldrb	r2, [r7, #3]
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	4613      	mov	r3, r2
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	331b      	adds	r3, #27
 8002968:	2200      	movs	r2, #0
 800296a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800296c:	78fa      	ldrb	r2, [r7, #3]
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	4613      	mov	r3, r2
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	1a9b      	subs	r3, r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	3344      	adds	r3, #68	@ 0x44
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b02      	cmp	r3, #2
 8002980:	d809      	bhi.n	8002996 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	331c      	adds	r3, #28
 8002992:	2201      	movs	r2, #1
 8002994:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4413      	add	r3, r2
 800299e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	78fa      	ldrb	r2, [r7, #3]
 80029a6:	0151      	lsls	r1, r2, #5
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	440a      	add	r2, r1
 80029ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	334c      	adds	r3, #76	@ 0x4c
 80029c6:	2204      	movs	r2, #4
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e014      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	334c      	adds	r3, #76	@ 0x4c
 80029dc:	2202      	movs	r2, #2
 80029de:	701a      	strb	r2, [r3, #0]
 80029e0:	e009      	b.n	80029f6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	334c      	adds	r3, #76	@ 0x4c
 80029f2:	2202      	movs	r2, #2
 80029f4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	3326      	adds	r3, #38	@ 0x26
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00b      	beq.n	8002a24 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	3326      	adds	r3, #38	@ 0x26
 8002a1c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	f040 8136 	bne.w	8002c90 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	015a      	lsls	r2, r3, #5
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a3a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a42:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	015a      	lsls	r2, r3, #5
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a50:	461a      	mov	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e11b      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	334d      	adds	r3, #77	@ 0x4d
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	f040 8081 	bne.w	8002b72 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a70:	78fa      	ldrb	r2, [r7, #3]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	1a9b      	subs	r3, r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	334d      	adds	r3, #77	@ 0x4d
 8002a80:	2202      	movs	r2, #2
 8002a82:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002a84:	78fa      	ldrb	r2, [r7, #3]
 8002a86:	6879      	ldr	r1, [r7, #4]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	011b      	lsls	r3, r3, #4
 8002a8c:	1a9b      	subs	r3, r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	440b      	add	r3, r1
 8002a92:	331b      	adds	r3, #27
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	f040 80fa 	bne.w	8002c90 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a9c:	78fa      	ldrb	r2, [r7, #3]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	1a9b      	subs	r3, r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	440b      	add	r3, r1
 8002aaa:	334c      	adds	r3, #76	@ 0x4c
 8002aac:	2202      	movs	r2, #2
 8002aae:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	0151      	lsls	r1, r2, #5
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	440a      	add	r2, r1
 8002ac6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ace:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	015a      	lsls	r2, r3, #5
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	0151      	lsls	r1, r2, #5
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	440a      	add	r2, r1
 8002ae6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002aee:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002af0:	78fb      	ldrb	r3, [r7, #3]
 8002af2:	015a      	lsls	r2, r3, #5
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	78fa      	ldrb	r2, [r7, #3]
 8002b00:	0151      	lsls	r1, r2, #5
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	440a      	add	r2, r1
 8002b06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b0a:	f023 0320 	bic.w	r3, r3, #32
 8002b0e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b10:	78fa      	ldrb	r2, [r7, #3]
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	4613      	mov	r3, r2
 8002b16:	011b      	lsls	r3, r3, #4
 8002b18:	1a9b      	subs	r3, r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	3326      	adds	r3, #38	@ 0x26
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00b      	beq.n	8002b3e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	011b      	lsls	r3, r3, #4
 8002b2e:	1a9b      	subs	r3, r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	440b      	add	r3, r1
 8002b34:	3326      	adds	r3, #38	@ 0x26
 8002b36:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	f040 80a9 	bne.w	8002c90 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002b3e:	78fb      	ldrb	r3, [r7, #3]
 8002b40:	015a      	lsls	r2, r3, #5
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4413      	add	r3, r2
 8002b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002b54:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b5c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002b5e:	78fb      	ldrb	r3, [r7, #3]
 8002b60:	015a      	lsls	r2, r3, #5
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	4413      	add	r3, r2
 8002b66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	e08e      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	1a9b      	subs	r3, r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	440b      	add	r3, r1
 8002b80:	334d      	adds	r3, #77	@ 0x4d
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d143      	bne.n	8002c10 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	334d      	adds	r3, #77	@ 0x4d
 8002b98:	2202      	movs	r2, #2
 8002b9a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b9c:	78fa      	ldrb	r2, [r7, #3]
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	1a9b      	subs	r3, r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	440b      	add	r3, r1
 8002baa:	334c      	adds	r3, #76	@ 0x4c
 8002bac:	2202      	movs	r2, #2
 8002bae:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	1a9b      	subs	r3, r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	3326      	adds	r3, #38	@ 0x26
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bc6:	78fa      	ldrb	r2, [r7, #3]
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3326      	adds	r3, #38	@ 0x26
 8002bd6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d159      	bne.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	015a      	lsls	r2, r3, #5
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	4413      	add	r3, r2
 8002be4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002bf2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002bfa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002bfc:	78fb      	ldrb	r3, [r7, #3]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c08:	461a      	mov	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	e03f      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002c10:	78fa      	ldrb	r2, [r7, #3]
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	4613      	mov	r3, r2
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	1a9b      	subs	r3, r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	334d      	adds	r3, #77	@ 0x4d
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d126      	bne.n	8002c74 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c26:	78fa      	ldrb	r2, [r7, #3]
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	011b      	lsls	r3, r3, #4
 8002c2e:	1a9b      	subs	r3, r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	440b      	add	r3, r1
 8002c34:	334d      	adds	r3, #77	@ 0x4d
 8002c36:	2202      	movs	r2, #2
 8002c38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002c3a:	78fa      	ldrb	r2, [r7, #3]
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	011b      	lsls	r3, r3, #4
 8002c42:	1a9b      	subs	r3, r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	440b      	add	r3, r1
 8002c48:	3344      	adds	r3, #68	@ 0x44
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	1c59      	adds	r1, r3, #1
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	1a9b      	subs	r3, r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4403      	add	r3, r0
 8002c5a:	3344      	adds	r3, #68	@ 0x44
 8002c5c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002c5e:	78fa      	ldrb	r2, [r7, #3]
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4613      	mov	r3, r2
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	334c      	adds	r3, #76	@ 0x4c
 8002c6e:	2204      	movs	r2, #4
 8002c70:	701a      	strb	r2, [r3, #0]
 8002c72:	e00d      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002c74:	78fa      	ldrb	r2, [r7, #3]
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	011b      	lsls	r3, r3, #4
 8002c7c:	1a9b      	subs	r3, r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	334d      	adds	r3, #77	@ 0x4d
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	f000 8100 	beq.w	8002e8c <HCD_HC_IN_IRQHandler+0xcca>
 8002c8c:	e000      	b.n	8002c90 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002c8e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	334c      	adds	r3, #76	@ 0x4c
 8002ca0:	781a      	ldrb	r2, [r3, #0]
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f007 f986 	bl	8009fb8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002cac:	e0ef      	b.n	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	78fa      	ldrb	r2, [r7, #3]
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f004 f881 	bl	8006dbe <USB_ReadChInterrupts>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc2:	2b40      	cmp	r3, #64	@ 0x40
 8002cc4:	d12f      	bne.n	8002d26 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002cc6:	78fb      	ldrb	r3, [r7, #3]
 8002cc8:	015a      	lsls	r2, r3, #5
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	4413      	add	r3, r2
 8002cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	2340      	movs	r3, #64	@ 0x40
 8002cd6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002cd8:	78fa      	ldrb	r2, [r7, #3]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	334d      	adds	r3, #77	@ 0x4d
 8002ce8:	2205      	movs	r2, #5
 8002cea:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	011b      	lsls	r3, r3, #4
 8002cf4:	1a9b      	subs	r3, r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	331a      	adds	r3, #26
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d109      	bne.n	8002d16 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d02:	78fa      	ldrb	r2, [r7, #3]
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	4613      	mov	r3, r2
 8002d08:	011b      	lsls	r3, r3, #4
 8002d0a:	1a9b      	subs	r3, r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	3344      	adds	r3, #68	@ 0x44
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	78fa      	ldrb	r2, [r7, #3]
 8002d1c:	4611      	mov	r1, r2
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f004 fdf1 	bl	8007906 <USB_HC_Halt>
 8002d24:	e0b3      	b.n	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	4611      	mov	r1, r2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f004 f845 	bl	8006dbe <USB_ReadChInterrupts>
 8002d34:	4603      	mov	r3, r0
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	2b10      	cmp	r3, #16
 8002d3c:	f040 80a7 	bne.w	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	1a9b      	subs	r3, r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	3326      	adds	r3, #38	@ 0x26
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b03      	cmp	r3, #3
 8002d54:	d11b      	bne.n	8002d8e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	1a9b      	subs	r3, r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	3344      	adds	r3, #68	@ 0x44
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002d6a:	78fa      	ldrb	r2, [r7, #3]
 8002d6c:	6879      	ldr	r1, [r7, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	440b      	add	r3, r1
 8002d78:	334d      	adds	r3, #77	@ 0x4d
 8002d7a:	2204      	movs	r2, #4
 8002d7c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f004 fdbd 	bl	8007906 <USB_HC_Halt>
 8002d8c:	e03f      	b.n	8002e0e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d8e:	78fa      	ldrb	r2, [r7, #3]
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3326      	adds	r3, #38	@ 0x26
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002da4:	78fa      	ldrb	r2, [r7, #3]
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	1a9b      	subs	r3, r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	3326      	adds	r3, #38	@ 0x26
 8002db4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d129      	bne.n	8002e0e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dba:	78fa      	ldrb	r2, [r7, #3]
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	1a9b      	subs	r3, r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3344      	adds	r3, #68	@ 0x44
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	799b      	ldrb	r3, [r3, #6]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <HCD_HC_IN_IRQHandler+0xc2a>
 8002dd6:	78fa      	ldrb	r2, [r7, #3]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	1a9b      	subs	r3, r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	331b      	adds	r3, #27
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d110      	bne.n	8002e0e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	334d      	adds	r3, #77	@ 0x4d
 8002dfc:	2204      	movs	r2, #4
 8002dfe:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f004 fd7c 	bl	8007906 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	1a9b      	subs	r3, r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	331b      	adds	r3, #27
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d129      	bne.n	8002e78 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	331b      	adds	r3, #27
 8002e34:	2200      	movs	r2, #0
 8002e36:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e38:	78fb      	ldrb	r3, [r7, #3]
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	0151      	lsls	r1, r2, #5
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	440a      	add	r2, r1
 8002e4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e56:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	015a      	lsls	r2, r3, #5
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4413      	add	r3, r2
 8002e60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	0151      	lsls	r1, r2, #5
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	440a      	add	r2, r1
 8002e6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e72:	f043 0320 	orr.w	r3, r3, #32
 8002e76:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	015a      	lsls	r2, r3, #5
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	4413      	add	r3, r2
 8002e80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e84:	461a      	mov	r2, r3
 8002e86:	2310      	movs	r3, #16
 8002e88:	6093      	str	r3, [r2, #8]
 8002e8a:	e000      	b.n	8002e8e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002e8c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	78fa      	ldrb	r2, [r7, #3]
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f003 ff83 	bl	8006dbe <USB_ReadChInterrupts>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d11b      	bne.n	8002efa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002ec2:	78fb      	ldrb	r3, [r7, #3]
 8002ec4:	015a      	lsls	r2, r3, #5
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4413      	add	r3, r2
 8002eca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ece:	461a      	mov	r2, r3
 8002ed0:	2304      	movs	r3, #4
 8002ed2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002ed4:	78fa      	ldrb	r2, [r7, #3]
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	1a9b      	subs	r3, r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	334d      	adds	r3, #77	@ 0x4d
 8002ee4:	2207      	movs	r2, #7
 8002ee6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	4611      	mov	r1, r2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f004 fd08 	bl	8007906 <USB_HC_Halt>
 8002ef6:	f000 bc89 	b.w	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	78fa      	ldrb	r2, [r7, #3]
 8002f00:	4611      	mov	r1, r2
 8002f02:	4618      	mov	r0, r3
 8002f04:	f003 ff5b 	bl	8006dbe <USB_ReadChInterrupts>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f003 0320 	and.w	r3, r3, #32
 8002f0e:	2b20      	cmp	r3, #32
 8002f10:	f040 8082 	bne.w	8003018 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	015a      	lsls	r2, r3, #5
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f20:	461a      	mov	r2, r3
 8002f22:	2320      	movs	r3, #32
 8002f24:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002f26:	78fa      	ldrb	r2, [r7, #3]
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	1a9b      	subs	r3, r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	3319      	adds	r3, #25
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d124      	bne.n	8002f86 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002f3c:	78fa      	ldrb	r2, [r7, #3]
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	4613      	mov	r3, r2
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	1a9b      	subs	r3, r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	3319      	adds	r3, #25
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f50:	78fa      	ldrb	r2, [r7, #3]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	4613      	mov	r3, r2
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	1a9b      	subs	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	334c      	adds	r3, #76	@ 0x4c
 8002f60:	2202      	movs	r2, #2
 8002f62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	334d      	adds	r3, #77	@ 0x4d
 8002f74:	2203      	movs	r2, #3
 8002f76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f004 fcc0 	bl	8007906 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002f86:	78fa      	ldrb	r2, [r7, #3]
 8002f88:	6879      	ldr	r1, [r7, #4]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	011b      	lsls	r3, r3, #4
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	440b      	add	r3, r1
 8002f94:	331a      	adds	r3, #26
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	f040 8437 	bne.w	800380c <HCD_HC_OUT_IRQHandler+0x978>
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	331b      	adds	r3, #27
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f040 842b 	bne.w	800380c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	1a9b      	subs	r3, r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	3326      	adds	r3, #38	@ 0x26
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d009      	beq.n	8002fe0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	1a9b      	subs	r3, r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	331b      	adds	r3, #27
 8002fdc:	2201      	movs	r2, #1
 8002fde:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	1a9b      	subs	r3, r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	334d      	adds	r3, #77	@ 0x4d
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f004 fc82 	bl	8007906 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003002:	78fa      	ldrb	r2, [r7, #3]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	1a9b      	subs	r3, r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	3344      	adds	r3, #68	@ 0x44
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	e3f9      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	78fa      	ldrb	r2, [r7, #3]
 800301e:	4611      	mov	r1, r2
 8003020:	4618      	mov	r0, r3
 8003022:	f003 fecc 	bl	8006dbe <USB_ReadChInterrupts>
 8003026:	4603      	mov	r3, r0
 8003028:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800302c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003030:	d111      	bne.n	8003056 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	015a      	lsls	r2, r3, #5
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4413      	add	r3, r2
 800303a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800303e:	461a      	mov	r2, r3
 8003040:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003044:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	78fa      	ldrb	r2, [r7, #3]
 800304c:	4611      	mov	r1, r2
 800304e:	4618      	mov	r0, r3
 8003050:	f004 fc59 	bl	8007906 <USB_HC_Halt>
 8003054:	e3da      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	4611      	mov	r1, r2
 800305e:	4618      	mov	r0, r3
 8003060:	f003 fead 	bl	8006dbe <USB_ReadChInterrupts>
 8003064:	4603      	mov	r3, r0
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b01      	cmp	r3, #1
 800306c:	d168      	bne.n	8003140 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800306e:	78fa      	ldrb	r2, [r7, #3]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	011b      	lsls	r3, r3, #4
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	3344      	adds	r3, #68	@ 0x44
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	4611      	mov	r1, r2
 800308a:	4618      	mov	r0, r3
 800308c:	f003 fe97 	bl	8006dbe <USB_ReadChInterrupts>
 8003090:	4603      	mov	r3, r0
 8003092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003096:	2b40      	cmp	r3, #64	@ 0x40
 8003098:	d112      	bne.n	80030c0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	3319      	adds	r3, #25
 80030aa:	2201      	movs	r2, #1
 80030ac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80030ae:	78fb      	ldrb	r3, [r7, #3]
 80030b0:	015a      	lsls	r2, r3, #5
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	4413      	add	r3, r2
 80030b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ba:	461a      	mov	r2, r3
 80030bc:	2340      	movs	r3, #64	@ 0x40
 80030be:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80030c0:	78fa      	ldrb	r2, [r7, #3]
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	4613      	mov	r3, r2
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	1a9b      	subs	r3, r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	440b      	add	r3, r1
 80030ce:	331b      	adds	r3, #27
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d019      	beq.n	800310a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80030d6:	78fa      	ldrb	r2, [r7, #3]
 80030d8:	6879      	ldr	r1, [r7, #4]
 80030da:	4613      	mov	r3, r2
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	1a9b      	subs	r3, r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	440b      	add	r3, r1
 80030e4:	331b      	adds	r3, #27
 80030e6:	2200      	movs	r2, #0
 80030e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80030ea:	78fb      	ldrb	r3, [r7, #3]
 80030ec:	015a      	lsls	r2, r3, #5
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4413      	add	r3, r2
 80030f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	0151      	lsls	r1, r2, #5
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	440a      	add	r2, r1
 8003100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003108:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800310a:	78fb      	ldrb	r3, [r7, #3]
 800310c:	015a      	lsls	r2, r3, #5
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4413      	add	r3, r2
 8003112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003116:	461a      	mov	r2, r3
 8003118:	2301      	movs	r3, #1
 800311a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	334d      	adds	r3, #77	@ 0x4d
 800312c:	2201      	movs	r2, #1
 800312e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	4611      	mov	r1, r2
 8003138:	4618      	mov	r0, r3
 800313a:	f004 fbe4 	bl	8007906 <USB_HC_Halt>
 800313e:	e365      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	4611      	mov	r1, r2
 8003148:	4618      	mov	r0, r3
 800314a:	f003 fe38 	bl	8006dbe <USB_ReadChInterrupts>
 800314e:	4603      	mov	r3, r0
 8003150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003154:	2b40      	cmp	r3, #64	@ 0x40
 8003156:	d139      	bne.n	80031cc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003158:	78fa      	ldrb	r2, [r7, #3]
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	334d      	adds	r3, #77	@ 0x4d
 8003168:	2205      	movs	r2, #5
 800316a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	331a      	adds	r3, #26
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	3319      	adds	r3, #25
 8003192:	2201      	movs	r2, #1
 8003194:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3344      	adds	r3, #68	@ 0x44
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	4611      	mov	r1, r2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f004 fba7 	bl	8007906 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	015a      	lsls	r2, r3, #5
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4413      	add	r3, r2
 80031c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031c4:	461a      	mov	r2, r3
 80031c6:	2340      	movs	r3, #64	@ 0x40
 80031c8:	6093      	str	r3, [r2, #8]
 80031ca:	e31f      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	4611      	mov	r1, r2
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 fdf2 	bl	8006dbe <USB_ReadChInterrupts>
 80031da:	4603      	mov	r3, r0
 80031dc:	f003 0308 	and.w	r3, r3, #8
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d11a      	bne.n	800321a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	015a      	lsls	r2, r3, #5
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4413      	add	r3, r2
 80031ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f0:	461a      	mov	r2, r3
 80031f2:	2308      	movs	r3, #8
 80031f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	334d      	adds	r3, #77	@ 0x4d
 8003206:	2206      	movs	r2, #6
 8003208:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	78fa      	ldrb	r2, [r7, #3]
 8003210:	4611      	mov	r1, r2
 8003212:	4618      	mov	r0, r3
 8003214:	f004 fb77 	bl	8007906 <USB_HC_Halt>
 8003218:	e2f8      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	4611      	mov	r1, r2
 8003222:	4618      	mov	r0, r3
 8003224:	f003 fdcb 	bl	8006dbe <USB_ReadChInterrupts>
 8003228:	4603      	mov	r3, r0
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b10      	cmp	r3, #16
 8003230:	d144      	bne.n	80032bc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003232:	78fa      	ldrb	r2, [r7, #3]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4613      	mov	r3, r2
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	1a9b      	subs	r3, r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	440b      	add	r3, r1
 8003240:	3344      	adds	r3, #68	@ 0x44
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003246:	78fa      	ldrb	r2, [r7, #3]
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	4613      	mov	r3, r2
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	1a9b      	subs	r3, r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	440b      	add	r3, r1
 8003254:	334d      	adds	r3, #77	@ 0x4d
 8003256:	2204      	movs	r2, #4
 8003258:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800325a:	78fa      	ldrb	r2, [r7, #3]
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4613      	mov	r3, r2
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	1a9b      	subs	r3, r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	3319      	adds	r3, #25
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d114      	bne.n	800329a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	1a9b      	subs	r3, r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	3318      	adds	r3, #24
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	4613      	mov	r3, r2
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	1a9b      	subs	r3, r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	440b      	add	r3, r1
 8003294:	3319      	adds	r3, #25
 8003296:	2201      	movs	r2, #1
 8003298:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	4611      	mov	r1, r2
 80032a2:	4618      	mov	r0, r3
 80032a4:	f004 fb2f 	bl	8007906 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	015a      	lsls	r2, r3, #5
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	4413      	add	r3, r2
 80032b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b4:	461a      	mov	r2, r3
 80032b6:	2310      	movs	r3, #16
 80032b8:	6093      	str	r3, [r2, #8]
 80032ba:	e2a7      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	4611      	mov	r1, r2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f003 fd7a 	bl	8006dbe <USB_ReadChInterrupts>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032d0:	2b80      	cmp	r3, #128	@ 0x80
 80032d2:	f040 8083 	bne.w	80033dc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	799b      	ldrb	r3, [r3, #6]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d111      	bne.n	8003302 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	4613      	mov	r3, r2
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	1a9b      	subs	r3, r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	334d      	adds	r3, #77	@ 0x4d
 80032ee:	2207      	movs	r2, #7
 80032f0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	4611      	mov	r1, r2
 80032fa:	4618      	mov	r0, r3
 80032fc:	f004 fb03 	bl	8007906 <USB_HC_Halt>
 8003300:	e062      	b.n	80033c8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003302:	78fa      	ldrb	r2, [r7, #3]
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	011b      	lsls	r3, r3, #4
 800330a:	1a9b      	subs	r3, r3, r2
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	440b      	add	r3, r1
 8003310:	3344      	adds	r3, #68	@ 0x44
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	1c59      	adds	r1, r3, #1
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	4613      	mov	r3, r2
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	1a9b      	subs	r3, r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	4403      	add	r3, r0
 8003322:	3344      	adds	r3, #68	@ 0x44
 8003324:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003326:	78fa      	ldrb	r2, [r7, #3]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	011b      	lsls	r3, r3, #4
 800332e:	1a9b      	subs	r3, r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	3344      	adds	r3, #68	@ 0x44
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2b02      	cmp	r3, #2
 800333a:	d922      	bls.n	8003382 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	3344      	adds	r3, #68	@ 0x44
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003350:	78fa      	ldrb	r2, [r7, #3]
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	4613      	mov	r3, r2
 8003356:	011b      	lsls	r3, r3, #4
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	334c      	adds	r3, #76	@ 0x4c
 8003360:	2204      	movs	r2, #4
 8003362:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	334c      	adds	r3, #76	@ 0x4c
 8003374:	781a      	ldrb	r2, [r3, #0]
 8003376:	78fb      	ldrb	r3, [r7, #3]
 8003378:	4619      	mov	r1, r3
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f006 fe1c 	bl	8009fb8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003380:	e022      	b.n	80033c8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	334c      	adds	r3, #76	@ 0x4c
 8003392:	2202      	movs	r2, #2
 8003394:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	015a      	lsls	r2, r3, #5
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	4413      	add	r3, r2
 800339e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80033ac:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80033b4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80033b6:	78fb      	ldrb	r3, [r7, #3]
 80033b8:	015a      	lsls	r2, r3, #5
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	4413      	add	r3, r2
 80033be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033c2:	461a      	mov	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	015a      	lsls	r2, r3, #5
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4413      	add	r3, r2
 80033d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033d4:	461a      	mov	r2, r3
 80033d6:	2380      	movs	r3, #128	@ 0x80
 80033d8:	6093      	str	r3, [r2, #8]
 80033da:	e217      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	78fa      	ldrb	r2, [r7, #3]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f003 fcea 	bl	8006dbe <USB_ReadChInterrupts>
 80033ea:	4603      	mov	r3, r0
 80033ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f4:	d11b      	bne.n	800342e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334d      	adds	r3, #77	@ 0x4d
 8003406:	2209      	movs	r2, #9
 8003408:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	78fa      	ldrb	r2, [r7, #3]
 8003410:	4611      	mov	r1, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f004 fa77 	bl	8007906 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	015a      	lsls	r2, r3, #5
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4413      	add	r3, r2
 8003420:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003424:	461a      	mov	r2, r3
 8003426:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800342a:	6093      	str	r3, [r2, #8]
 800342c:	e1ee      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	78fa      	ldrb	r2, [r7, #3]
 8003434:	4611      	mov	r1, r2
 8003436:	4618      	mov	r0, r3
 8003438:	f003 fcc1 	bl	8006dbe <USB_ReadChInterrupts>
 800343c:	4603      	mov	r3, r0
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b02      	cmp	r3, #2
 8003444:	f040 81df 	bne.w	8003806 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003454:	461a      	mov	r2, r3
 8003456:	2302      	movs	r3, #2
 8003458:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800345a:	78fa      	ldrb	r2, [r7, #3]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	334d      	adds	r3, #77	@ 0x4d
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	f040 8093 	bne.w	8003598 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	1a9b      	subs	r3, r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	334d      	adds	r3, #77	@ 0x4d
 8003482:	2202      	movs	r2, #2
 8003484:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003486:	78fa      	ldrb	r2, [r7, #3]
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	4613      	mov	r3, r2
 800348c:	011b      	lsls	r3, r3, #4
 800348e:	1a9b      	subs	r3, r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	440b      	add	r3, r1
 8003494:	334c      	adds	r3, #76	@ 0x4c
 8003496:	2201      	movs	r2, #1
 8003498:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800349a:	78fa      	ldrb	r2, [r7, #3]
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	1a9b      	subs	r3, r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	440b      	add	r3, r1
 80034a8:	3326      	adds	r3, #38	@ 0x26
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d00b      	beq.n	80034c8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80034b0:	78fa      	ldrb	r2, [r7, #3]
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	3326      	adds	r3, #38	@ 0x26
 80034c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80034c2:	2b03      	cmp	r3, #3
 80034c4:	f040 8190 	bne.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	799b      	ldrb	r3, [r3, #6]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d115      	bne.n	80034fc <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80034d0:	78fa      	ldrb	r2, [r7, #3]
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	1a9b      	subs	r3, r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	333d      	adds	r3, #61	@ 0x3d
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	f083 0301 	eor.w	r3, r3, #1
 80034e8:	b2d8      	uxtb	r0, r3
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	333d      	adds	r3, #61	@ 0x3d
 80034f8:	4602      	mov	r2, r0
 80034fa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	799b      	ldrb	r3, [r3, #6]
 8003500:	2b01      	cmp	r3, #1
 8003502:	f040 8171 	bne.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	3334      	adds	r3, #52	@ 0x34
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 8165 	beq.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800351e:	78fa      	ldrb	r2, [r7, #3]
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4613      	mov	r3, r2
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	1a9b      	subs	r3, r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	3334      	adds	r3, #52	@ 0x34
 800352e:	6819      	ldr	r1, [r3, #0]
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4403      	add	r3, r0
 800353e:	3328      	adds	r3, #40	@ 0x28
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	440b      	add	r3, r1
 8003544:	1e59      	subs	r1, r3, #1
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4403      	add	r3, r0
 8003554:	3328      	adds	r3, #40	@ 0x28
 8003556:	881b      	ldrh	r3, [r3, #0]
 8003558:	fbb1 f3f3 	udiv	r3, r1, r3
 800355c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 813f 	beq.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	333d      	adds	r3, #61	@ 0x3d
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	78fa      	ldrb	r2, [r7, #3]
 800357e:	f083 0301 	eor.w	r3, r3, #1
 8003582:	b2d8      	uxtb	r0, r3
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	333d      	adds	r3, #61	@ 0x3d
 8003592:	4602      	mov	r2, r0
 8003594:	701a      	strb	r2, [r3, #0]
 8003596:	e127      	b.n	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	334d      	adds	r3, #77	@ 0x4d
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d120      	bne.n	80035f0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	334d      	adds	r3, #77	@ 0x4d
 80035be:	2202      	movs	r2, #2
 80035c0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80035c2:	78fa      	ldrb	r2, [r7, #3]
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	011b      	lsls	r3, r3, #4
 80035ca:	1a9b      	subs	r3, r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	331b      	adds	r3, #27
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	f040 8107 	bne.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	6879      	ldr	r1, [r7, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	1a9b      	subs	r3, r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	440b      	add	r3, r1
 80035e8:	334c      	adds	r3, #76	@ 0x4c
 80035ea:	2202      	movs	r2, #2
 80035ec:	701a      	strb	r2, [r3, #0]
 80035ee:	e0fb      	b.n	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80035f0:	78fa      	ldrb	r2, [r7, #3]
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	1a9b      	subs	r3, r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	440b      	add	r3, r1
 80035fe:	334d      	adds	r3, #77	@ 0x4d
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	2b04      	cmp	r3, #4
 8003604:	d13a      	bne.n	800367c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003606:	78fa      	ldrb	r2, [r7, #3]
 8003608:	6879      	ldr	r1, [r7, #4]
 800360a:	4613      	mov	r3, r2
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	1a9b      	subs	r3, r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	334d      	adds	r3, #77	@ 0x4d
 8003616:	2202      	movs	r2, #2
 8003618:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	6879      	ldr	r1, [r7, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	334c      	adds	r3, #76	@ 0x4c
 800362a:	2202      	movs	r2, #2
 800362c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800362e:	78fa      	ldrb	r2, [r7, #3]
 8003630:	6879      	ldr	r1, [r7, #4]
 8003632:	4613      	mov	r3, r2
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	440b      	add	r3, r1
 800363c:	331b      	adds	r3, #27
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b01      	cmp	r3, #1
 8003642:	f040 80d1 	bne.w	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003646:	78fa      	ldrb	r2, [r7, #3]
 8003648:	6879      	ldr	r1, [r7, #4]
 800364a:	4613      	mov	r3, r2
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	1a9b      	subs	r3, r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	331b      	adds	r3, #27
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800365a:	78fb      	ldrb	r3, [r7, #3]
 800365c:	015a      	lsls	r2, r3, #5
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	4413      	add	r3, r2
 8003662:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	78fa      	ldrb	r2, [r7, #3]
 800366a:	0151      	lsls	r1, r2, #5
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	440a      	add	r2, r1
 8003670:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003674:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003678:	6053      	str	r3, [r2, #4]
 800367a:	e0b5      	b.n	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	1a9b      	subs	r3, r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	334d      	adds	r3, #77	@ 0x4d
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b05      	cmp	r3, #5
 8003690:	d114      	bne.n	80036bc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003692:	78fa      	ldrb	r2, [r7, #3]
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	1a9b      	subs	r3, r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	334d      	adds	r3, #77	@ 0x4d
 80036a2:	2202      	movs	r2, #2
 80036a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	1a9b      	subs	r3, r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	334c      	adds	r3, #76	@ 0x4c
 80036b6:	2202      	movs	r2, #2
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	e095      	b.n	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80036bc:	78fa      	ldrb	r2, [r7, #3]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	334d      	adds	r3, #77	@ 0x4d
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b06      	cmp	r3, #6
 80036d0:	d114      	bne.n	80036fc <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036d2:	78fa      	ldrb	r2, [r7, #3]
 80036d4:	6879      	ldr	r1, [r7, #4]
 80036d6:	4613      	mov	r3, r2
 80036d8:	011b      	lsls	r3, r3, #4
 80036da:	1a9b      	subs	r3, r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	334d      	adds	r3, #77	@ 0x4d
 80036e2:	2202      	movs	r2, #2
 80036e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80036e6:	78fa      	ldrb	r2, [r7, #3]
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	1a9b      	subs	r3, r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	440b      	add	r3, r1
 80036f4:	334c      	adds	r3, #76	@ 0x4c
 80036f6:	2205      	movs	r2, #5
 80036f8:	701a      	strb	r2, [r3, #0]
 80036fa:	e075      	b.n	80037e8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80036fc:	78fa      	ldrb	r2, [r7, #3]
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	4613      	mov	r3, r2
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	1a9b      	subs	r3, r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	334d      	adds	r3, #77	@ 0x4d
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	2b07      	cmp	r3, #7
 8003710:	d00a      	beq.n	8003728 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003712:	78fa      	ldrb	r2, [r7, #3]
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	440b      	add	r3, r1
 8003720:	334d      	adds	r3, #77	@ 0x4d
 8003722:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003724:	2b09      	cmp	r3, #9
 8003726:	d170      	bne.n	800380a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003728:	78fa      	ldrb	r2, [r7, #3]
 800372a:	6879      	ldr	r1, [r7, #4]
 800372c:	4613      	mov	r3, r2
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	1a9b      	subs	r3, r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	440b      	add	r3, r1
 8003736:	334d      	adds	r3, #77	@ 0x4d
 8003738:	2202      	movs	r2, #2
 800373a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800373c:	78fa      	ldrb	r2, [r7, #3]
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	4613      	mov	r3, r2
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	1a9b      	subs	r3, r3, r2
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	440b      	add	r3, r1
 800374a:	3344      	adds	r3, #68	@ 0x44
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	1c59      	adds	r1, r3, #1
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4403      	add	r3, r0
 800375c:	3344      	adds	r3, #68	@ 0x44
 800375e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003760:	78fa      	ldrb	r2, [r7, #3]
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	1a9b      	subs	r3, r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	3344      	adds	r3, #68	@ 0x44
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d914      	bls.n	80037a0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003776:	78fa      	ldrb	r2, [r7, #3]
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	4613      	mov	r3, r2
 800377c:	011b      	lsls	r3, r3, #4
 800377e:	1a9b      	subs	r3, r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	440b      	add	r3, r1
 8003784:	3344      	adds	r3, #68	@ 0x44
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	334c      	adds	r3, #76	@ 0x4c
 800379a:	2204      	movs	r2, #4
 800379c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800379e:	e022      	b.n	80037e6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80037a0:	78fa      	ldrb	r2, [r7, #3]
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	4613      	mov	r3, r2
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	1a9b      	subs	r3, r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	440b      	add	r3, r1
 80037ae:	334c      	adds	r3, #76	@ 0x4c
 80037b0:	2202      	movs	r2, #2
 80037b2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80037b4:	78fb      	ldrb	r3, [r7, #3]
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037ca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037d2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	015a      	lsls	r2, r3, #5
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4413      	add	r3, r2
 80037dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e0:	461a      	mov	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80037e6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80037e8:	78fa      	ldrb	r2, [r7, #3]
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	4613      	mov	r3, r2
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	1a9b      	subs	r3, r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	334c      	adds	r3, #76	@ 0x4c
 80037f8:	781a      	ldrb	r2, [r3, #0]
 80037fa:	78fb      	ldrb	r3, [r7, #3]
 80037fc:	4619      	mov	r1, r3
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f006 fbda 	bl	8009fb8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003804:	e002      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003806:	bf00      	nop
 8003808:	e000      	b.n	800380c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800380a:	bf00      	nop
  }
}
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b08a      	sub	sp, #40	@ 0x28
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003822:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	0c5b      	lsrs	r3, r3, #17
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	091b      	lsrs	r3, r3, #4
 8003842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003846:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d004      	beq.n	8003858 <HCD_RXQLVL_IRQHandler+0x46>
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2b05      	cmp	r3, #5
 8003852:	f000 80b6 	beq.w	80039c2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003856:	e0b7      	b.n	80039c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 80b3 	beq.w	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4613      	mov	r3, r2
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	1a9b      	subs	r3, r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	332c      	adds	r3, #44	@ 0x2c
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 80a7 	beq.w	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4613      	mov	r3, r2
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	1a9b      	subs	r3, r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	3338      	adds	r3, #56	@ 0x38
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	18d1      	adds	r1, r2, r3
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4613      	mov	r3, r2
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4403      	add	r3, r0
 800389c:	3334      	adds	r3, #52	@ 0x34
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4299      	cmp	r1, r3
 80038a2:	f200 8083 	bhi.w	80039ac <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6818      	ldr	r0, [r3, #0]
 80038aa:	6879      	ldr	r1, [r7, #4]
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4613      	mov	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	332c      	adds	r3, #44	@ 0x2c
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	693a      	ldr	r2, [r7, #16]
 80038be:	b292      	uxth	r2, r2
 80038c0:	4619      	mov	r1, r3
 80038c2:	f003 fa11 	bl	8006ce8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	4613      	mov	r3, r2
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	1a9b      	subs	r3, r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	332c      	adds	r3, #44	@ 0x2c
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	18d1      	adds	r1, r2, r3
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	4613      	mov	r3, r2
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	1a9b      	subs	r3, r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4403      	add	r3, r0
 80038ea:	332c      	adds	r3, #44	@ 0x2c
 80038ec:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4613      	mov	r3, r2
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	3338      	adds	r3, #56	@ 0x38
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	18d1      	adds	r1, r2, r3
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4613      	mov	r3, r2
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	1a9b      	subs	r3, r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4403      	add	r3, r0
 8003912:	3338      	adds	r3, #56	@ 0x38
 8003914:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	4413      	add	r3, r2
 800391e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	0cdb      	lsrs	r3, r3, #19
 8003926:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800392a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4613      	mov	r3, r2
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	1a9b      	subs	r3, r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	3328      	adds	r3, #40	@ 0x28
 800393c:	881b      	ldrh	r3, [r3, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	4293      	cmp	r3, r2
 8003944:	d13f      	bne.n	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d03c      	beq.n	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	015a      	lsls	r2, r3, #5
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	4413      	add	r3, r2
 8003954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003962:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800396a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	4413      	add	r3, r2
 8003974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003978:	461a      	mov	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4613      	mov	r3, r2
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	1a9b      	subs	r3, r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	440b      	add	r3, r1
 800398c:	333c      	adds	r3, #60	@ 0x3c
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	f083 0301 	eor.w	r3, r3, #1
 8003994:	b2d8      	uxtb	r0, r3
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4613      	mov	r3, r2
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	1a9b      	subs	r3, r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	440b      	add	r3, r1
 80039a4:	333c      	adds	r3, #60	@ 0x3c
 80039a6:	4602      	mov	r2, r0
 80039a8:	701a      	strb	r2, [r3, #0]
      break;
 80039aa:	e00c      	b.n	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80039ac:	6879      	ldr	r1, [r7, #4]
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4613      	mov	r3, r2
 80039b2:	011b      	lsls	r3, r3, #4
 80039b4:	1a9b      	subs	r3, r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	334c      	adds	r3, #76	@ 0x4c
 80039bc:	2204      	movs	r2, #4
 80039be:	701a      	strb	r2, [r3, #0]
      break;
 80039c0:	e001      	b.n	80039c6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80039c2:	bf00      	nop
 80039c4:	e000      	b.n	80039c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80039c6:	bf00      	nop
  }
}
 80039c8:	bf00      	nop
 80039ca:	3728      	adds	r7, #40	@ 0x28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80039fc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d10b      	bne.n	8003a20 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d102      	bne.n	8003a18 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f006 fab4 	bl	8009f80 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f043 0302 	orr.w	r3, r3, #2
 8003a1e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	d132      	bne.n	8003a90 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f043 0308 	orr.w	r3, r3, #8
 8003a30:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f003 0304 	and.w	r3, r3, #4
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d126      	bne.n	8003a8a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	7a5b      	ldrb	r3, [r3, #9]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d113      	bne.n	8003a6c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003a4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a4e:	d106      	bne.n	8003a5e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2102      	movs	r1, #2
 8003a56:	4618      	mov	r0, r3
 8003a58:	f003 fad6 	bl	8007008 <USB_InitFSLSPClkSel>
 8003a5c:	e011      	b.n	8003a82 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2101      	movs	r1, #1
 8003a64:	4618      	mov	r0, r3
 8003a66:	f003 facf 	bl	8007008 <USB_InitFSLSPClkSel>
 8003a6a:	e00a      	b.n	8003a82 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	79db      	ldrb	r3, [r3, #7]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d106      	bne.n	8003a82 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003a80:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f006 faa6 	bl	8009fd4 <HAL_HCD_PortEnabled_Callback>
 8003a88:	e002      	b.n	8003a90 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f006 fab0 	bl	8009ff0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 0320 	and.w	r3, r3, #32
 8003a96:	2b20      	cmp	r3, #32
 8003a98:	d103      	bne.n	8003aa2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	f043 0320 	orr.w	r3, r3, #32
 8003aa0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	6013      	str	r3, [r2, #0]
}
 8003aae:	bf00      	nop
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e12b      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fd f8c2 	bl	8000c68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	@ 0x24
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b1c:	f001 fa20 	bl	8004f60 <HAL_RCC_GetPCLK1Freq>
 8003b20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	4a81      	ldr	r2, [pc, #516]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d807      	bhi.n	8003b3c <HAL_I2C_Init+0x84>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4a80      	ldr	r2, [pc, #512]	@ (8003d30 <HAL_I2C_Init+0x278>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	bf94      	ite	ls
 8003b34:	2301      	movls	r3, #1
 8003b36:	2300      	movhi	r3, #0
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e006      	b.n	8003b4a <HAL_I2C_Init+0x92>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d34 <HAL_I2C_Init+0x27c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	bf94      	ite	ls
 8003b44:	2301      	movls	r3, #1
 8003b46:	2300      	movhi	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e0e7      	b.n	8003d22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4a78      	ldr	r2, [pc, #480]	@ (8003d38 <HAL_I2C_Init+0x280>)
 8003b56:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5a:	0c9b      	lsrs	r3, r3, #18
 8003b5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a6a      	ldr	r2, [pc, #424]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d802      	bhi.n	8003b8c <HAL_I2C_Init+0xd4>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	e009      	b.n	8003ba0 <HAL_I2C_Init+0xe8>
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b92:	fb02 f303 	mul.w	r3, r2, r3
 8003b96:	4a69      	ldr	r2, [pc, #420]	@ (8003d3c <HAL_I2C_Init+0x284>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	099b      	lsrs	r3, r3, #6
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	430b      	orrs	r3, r1
 8003ba6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003bb2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	495c      	ldr	r1, [pc, #368]	@ (8003d2c <HAL_I2C_Init+0x274>)
 8003bbc:	428b      	cmp	r3, r1
 8003bbe:	d819      	bhi.n	8003bf4 <HAL_I2C_Init+0x13c>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	1e59      	subs	r1, r3, #1
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bce:	1c59      	adds	r1, r3, #1
 8003bd0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003bd4:	400b      	ands	r3, r1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00a      	beq.n	8003bf0 <HAL_I2C_Init+0x138>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1e59      	subs	r1, r3, #1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003be8:	3301      	adds	r3, #1
 8003bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bee:	e051      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf0:	2304      	movs	r3, #4
 8003bf2:	e04f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d111      	bne.n	8003c20 <HAL_I2C_Init+0x168>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	1e58      	subs	r0, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	e012      	b.n	8003c46 <HAL_I2C_Init+0x18e>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	1e58      	subs	r0, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6859      	ldr	r1, [r3, #4]
 8003c28:	460b      	mov	r3, r1
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	440b      	add	r3, r1
 8003c2e:	0099      	lsls	r1, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c36:	3301      	adds	r3, #1
 8003c38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	bf0c      	ite	eq
 8003c40:	2301      	moveq	r3, #1
 8003c42:	2300      	movne	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Init+0x196>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e022      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10e      	bne.n	8003c74 <HAL_I2C_Init+0x1bc>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1e58      	subs	r0, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6859      	ldr	r1, [r3, #4]
 8003c5e:	460b      	mov	r3, r1
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	440b      	add	r3, r1
 8003c64:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c68:	3301      	adds	r3, #1
 8003c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c72:	e00f      	b.n	8003c94 <HAL_I2C_Init+0x1dc>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	1e58      	subs	r0, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	0099      	lsls	r1, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	6809      	ldr	r1, [r1, #0]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69da      	ldr	r2, [r3, #28]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003cc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6911      	ldr	r1, [r2, #16]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68d2      	ldr	r2, [r2, #12]
 8003cce:	4311      	orrs	r1, r2
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6812      	ldr	r2, [r2, #0]
 8003cd4:	430b      	orrs	r3, r1
 8003cd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695a      	ldr	r2, [r3, #20]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0201 	orr.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	000186a0 	.word	0x000186a0
 8003d30:	001e847f 	.word	0x001e847f
 8003d34:	003d08ff 	.word	0x003d08ff
 8003d38:	431bde83 	.word	0x431bde83
 8003d3c:	10624dd3 	.word	0x10624dd3

08003d40 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e128      	b.n	8003fa4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d109      	bne.n	8003d72 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a90      	ldr	r2, [pc, #576]	@ (8003fac <HAL_I2S_Init+0x26c>)
 8003d6a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7fc ffc3 	bl	8000cf8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2202      	movs	r2, #2
 8003d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d88:	f023 030f 	bic.w	r3, r3, #15
 8003d8c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2202      	movs	r2, #2
 8003d94:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d060      	beq.n	8003e60 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d102      	bne.n	8003dac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003da6:	2310      	movs	r3, #16
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	e001      	b.n	8003db0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003dac:	2320      	movs	r3, #32
 8003dae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	2b20      	cmp	r3, #32
 8003db6:	d802      	bhi.n	8003dbe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003dbe:	2001      	movs	r0, #1
 8003dc0:	f001 f9c4 	bl	800514c <HAL_RCCEx_GetPeriphCLKFreq>
 8003dc4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dce:	d125      	bne.n	8003e1c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d010      	beq.n	8003dfa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	fbb2 f2f3 	udiv	r2, r2, r3
 8003de2:	4613      	mov	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	461a      	mov	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df4:	3305      	adds	r3, #5
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	e01f      	b.n	8003e3a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	005b      	lsls	r3, r3, #1
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e16:	3305      	adds	r3, #5
 8003e18:	613b      	str	r3, [r7, #16]
 8003e1a:	e00e      	b.n	8003e3a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e24:	4613      	mov	r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e36:	3305      	adds	r3, #5
 8003e38:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4a5c      	ldr	r2, [pc, #368]	@ (8003fb0 <HAL_I2S_Init+0x270>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	08db      	lsrs	r3, r3, #3
 8003e44:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	f003 0301 	and.w	r3, r3, #1
 8003e4c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	085b      	lsrs	r3, r3, #1
 8003e56:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	021b      	lsls	r3, r3, #8
 8003e5c:	61bb      	str	r3, [r7, #24]
 8003e5e:	e003      	b.n	8003e68 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003e60:	2302      	movs	r3, #2
 8003e62:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d902      	bls.n	8003e74 <HAL_I2S_Init+0x134>
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	2bff      	cmp	r3, #255	@ 0xff
 8003e72:	d907      	bls.n	8003e84 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e78:	f043 0210 	orr.w	r2, r3, #16
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e08f      	b.n	8003fa4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	ea42 0103 	orr.w	r1, r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ea2:	f023 030f 	bic.w	r3, r3, #15
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6851      	ldr	r1, [r2, #4]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6892      	ldr	r2, [r2, #8]
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	68d2      	ldr	r2, [r2, #12]
 8003eb4:	4311      	orrs	r1, r2
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6992      	ldr	r2, [r2, #24]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ec6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d161      	bne.n	8003f94 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a38      	ldr	r2, [pc, #224]	@ (8003fb4 <HAL_I2S_Init+0x274>)
 8003ed4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a37      	ldr	r2, [pc, #220]	@ (8003fb8 <HAL_I2S_Init+0x278>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d101      	bne.n	8003ee4 <HAL_I2S_Init+0x1a4>
 8003ee0:	4b36      	ldr	r3, [pc, #216]	@ (8003fbc <HAL_I2S_Init+0x27c>)
 8003ee2:	e001      	b.n	8003ee8 <HAL_I2S_Init+0x1a8>
 8003ee4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6812      	ldr	r2, [r2, #0]
 8003eee:	4932      	ldr	r1, [pc, #200]	@ (8003fb8 <HAL_I2S_Init+0x278>)
 8003ef0:	428a      	cmp	r2, r1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_I2S_Init+0x1b8>
 8003ef4:	4a31      	ldr	r2, [pc, #196]	@ (8003fbc <HAL_I2S_Init+0x27c>)
 8003ef6:	e001      	b.n	8003efc <HAL_I2S_Init+0x1bc>
 8003ef8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003efc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003f00:	f023 030f 	bic.w	r3, r3, #15
 8003f04:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a2b      	ldr	r2, [pc, #172]	@ (8003fb8 <HAL_I2S_Init+0x278>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d101      	bne.n	8003f14 <HAL_I2S_Init+0x1d4>
 8003f10:	4b2a      	ldr	r3, [pc, #168]	@ (8003fbc <HAL_I2S_Init+0x27c>)
 8003f12:	e001      	b.n	8003f18 <HAL_I2S_Init+0x1d8>
 8003f14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f18:	2202      	movs	r2, #2
 8003f1a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a25      	ldr	r2, [pc, #148]	@ (8003fb8 <HAL_I2S_Init+0x278>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d101      	bne.n	8003f2a <HAL_I2S_Init+0x1ea>
 8003f26:	4b25      	ldr	r3, [pc, #148]	@ (8003fbc <HAL_I2S_Init+0x27c>)
 8003f28:	e001      	b.n	8003f2e <HAL_I2S_Init+0x1ee>
 8003f2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f3a:	d003      	beq.n	8003f44 <HAL_I2S_Init+0x204>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d103      	bne.n	8003f4c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003f44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f48:	613b      	str	r3, [r7, #16]
 8003f4a:	e001      	b.n	8003f50 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f64:	4313      	orrs	r3, r2
 8003f66:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	897b      	ldrh	r3, [r7, #10]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f7c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a0d      	ldr	r2, [pc, #52]	@ (8003fb8 <HAL_I2S_Init+0x278>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d101      	bne.n	8003f8c <HAL_I2S_Init+0x24c>
 8003f88:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <HAL_I2S_Init+0x27c>)
 8003f8a:	e001      	b.n	8003f90 <HAL_I2S_Init+0x250>
 8003f8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f90:	897a      	ldrh	r2, [r7, #10]
 8003f92:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3720      	adds	r7, #32
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	080040b7 	.word	0x080040b7
 8003fb0:	cccccccd 	.word	0xcccccccd
 8003fb4:	080041cd 	.word	0x080041cd
 8003fb8:	40003800 	.word	0x40003800
 8003fbc:	40003400 	.word	0x40003400

08003fc0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004008:	881a      	ldrh	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	1c9a      	adds	r2, r3, #2
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10e      	bne.n	8004050 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004040:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff ffb8 	bl	8003fc0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004050:	bf00      	nop
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406a:	b292      	uxth	r2, r2
 800406c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004072:	1c9a      	adds	r2, r3, #2
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800407c:	b29b      	uxth	r3, r3
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10e      	bne.n	80040ae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800409e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff ff93 	bl	8003fd4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80040ae:	bf00      	nop
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b086      	sub	sp, #24
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d13a      	bne.n	8004148 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d109      	bne.n	80040f0 <I2S_IRQHandler+0x3a>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e6:	2b40      	cmp	r3, #64	@ 0x40
 80040e8:	d102      	bne.n	80040f0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff ffb4 	bl	8004058 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f6:	2b40      	cmp	r3, #64	@ 0x40
 80040f8:	d126      	bne.n	8004148 <I2S_IRQHandler+0x92>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f003 0320 	and.w	r3, r3, #32
 8004104:	2b20      	cmp	r3, #32
 8004106:	d11f      	bne.n	8004148 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685a      	ldr	r2, [r3, #4]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004116:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004118:	2300      	movs	r3, #0
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	613b      	str	r3, [r7, #16]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	613b      	str	r3, [r7, #16]
 800412c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413a:	f043 0202 	orr.w	r2, r3, #2
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7ff ff50 	bl	8003fe8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b03      	cmp	r3, #3
 8004152:	d136      	bne.n	80041c2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b02      	cmp	r3, #2
 800415c:	d109      	bne.n	8004172 <I2S_IRQHandler+0xbc>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004168:	2b80      	cmp	r3, #128	@ 0x80
 800416a:	d102      	bne.n	8004172 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff ff45 	bl	8003ffc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b08      	cmp	r3, #8
 800417a:	d122      	bne.n	80041c2 <I2S_IRQHandler+0x10c>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b20      	cmp	r3, #32
 8004188:	d11b      	bne.n	80041c2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004198:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800419a:	2300      	movs	r3, #0
 800419c:	60fb      	str	r3, [r7, #12]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	60fb      	str	r3, [r7, #12]
 80041a6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b4:	f043 0204 	orr.w	r2, r3, #4
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7ff ff13 	bl	8003fe8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041c2:	bf00      	nop
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a92      	ldr	r2, [pc, #584]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d101      	bne.n	80041ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80041e6:	4b92      	ldr	r3, [pc, #584]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041e8:	e001      	b.n	80041ee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80041ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a8b      	ldr	r2, [pc, #556]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d101      	bne.n	8004208 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004204:	4b8a      	ldr	r3, [pc, #552]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004206:	e001      	b.n	800420c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004208:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004218:	d004      	beq.n	8004224 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f040 8099 	bne.w	8004356 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f003 0302 	and.w	r3, r3, #2
 800422a:	2b02      	cmp	r3, #2
 800422c:	d107      	bne.n	800423e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 f925 	bl	8004488 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b01      	cmp	r3, #1
 8004246:	d107      	bne.n	8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f9c8 	bl	80045e8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425e:	2b40      	cmp	r3, #64	@ 0x40
 8004260:	d13a      	bne.n	80042d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d035      	beq.n	80042d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a6e      	ldr	r2, [pc, #440]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d101      	bne.n	800427a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004276:	4b6e      	ldr	r3, [pc, #440]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004278:	e001      	b.n	800427e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800427a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4969      	ldr	r1, [pc, #420]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004286:	428b      	cmp	r3, r1
 8004288:	d101      	bne.n	800428e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800428a:	4b69      	ldr	r3, [pc, #420]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800428c:	e001      	b.n	8004292 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800428e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004292:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004296:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80042a8:	2300      	movs	r3, #0
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ca:	f043 0202 	orr.w	r2, r3, #2
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff fe88 	bl	8003fe8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b08      	cmp	r3, #8
 80042e0:	f040 80c3 	bne.w	800446a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 80bd 	beq.w	800446a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a49      	ldr	r2, [pc, #292]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d101      	bne.n	800430e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800430a:	4b49      	ldr	r3, [pc, #292]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800430c:	e001      	b.n	8004312 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800430e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4944      	ldr	r1, [pc, #272]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800431a:	428b      	cmp	r3, r1
 800431c:	d101      	bne.n	8004322 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800431e:	4b44      	ldr	r3, [pc, #272]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004320:	e001      	b.n	8004326 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004322:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004326:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800432a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800432c:	2300      	movs	r3, #0
 800432e:	60bb      	str	r3, [r7, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	60bb      	str	r3, [r7, #8]
 8004338:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004346:	f043 0204 	orr.w	r2, r3, #4
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7ff fe4a 	bl	8003fe8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004354:	e089      	b.n	800446a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b02      	cmp	r3, #2
 800435e:	d107      	bne.n	8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f8be 	bl	80044ec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b01      	cmp	r3, #1
 8004378:	d107      	bne.n	800438a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f8fd 	bl	8004584 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d12f      	bne.n	80043f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f003 0320 	and.w	r3, r3, #32
 800439a:	2b00      	cmp	r3, #0
 800439c:	d02a      	beq.n	80043f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043ac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a1e      	ldr	r2, [pc, #120]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d101      	bne.n	80043bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80043b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043ba:	e001      	b.n	80043c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80043bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4919      	ldr	r1, [pc, #100]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043c8:	428b      	cmp	r3, r1
 80043ca:	d101      	bne.n	80043d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80043cc:	4b18      	ldr	r3, [pc, #96]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043ce:	e001      	b.n	80043d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80043d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043d8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e6:	f043 0202 	orr.w	r2, r3, #2
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff fdfa 	bl	8003fe8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d136      	bne.n	800446c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f003 0320 	and.w	r3, r3, #32
 8004404:	2b00      	cmp	r3, #0
 8004406:	d031      	beq.n	800446c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a07      	ldr	r2, [pc, #28]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d101      	bne.n	8004416 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004412:	4b07      	ldr	r3, [pc, #28]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004414:	e001      	b.n	800441a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004416:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4902      	ldr	r1, [pc, #8]	@ (800442c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004422:	428b      	cmp	r3, r1
 8004424:	d106      	bne.n	8004434 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004426:	4b02      	ldr	r3, [pc, #8]	@ (8004430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004428:	e006      	b.n	8004438 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800442a:	bf00      	nop
 800442c:	40003800 	.word	0x40003800
 8004430:	40003400 	.word	0x40003400
 8004434:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004438:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800443c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800444c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800445a:	f043 0204 	orr.w	r2, r3, #4
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff fdc0 	bl	8003fe8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004468:	e000      	b.n	800446c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800446a:	bf00      	nop
}
 800446c:	bf00      	nop
 800446e:	3720      	adds	r7, #32
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004494:	1c99      	adds	r1, r3, #2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	6251      	str	r1, [r2, #36]	@ 0x24
 800449a:	881a      	ldrh	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d113      	bne.n	80044e2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80044c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d106      	bne.n	80044e2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f7ff ffc9 	bl	8004474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044e2:	bf00      	nop
 80044e4:	3708      	adds	r7, #8
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	1c99      	adds	r1, r3, #2
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	6251      	str	r1, [r2, #36]	@ 0x24
 80044fe:	8819      	ldrh	r1, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1d      	ldr	r2, [pc, #116]	@ (800457c <I2SEx_TxISR_I2SExt+0x90>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d101      	bne.n	800450e <I2SEx_TxISR_I2SExt+0x22>
 800450a:	4b1d      	ldr	r3, [pc, #116]	@ (8004580 <I2SEx_TxISR_I2SExt+0x94>)
 800450c:	e001      	b.n	8004512 <I2SEx_TxISR_I2SExt+0x26>
 800450e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004512:	460a      	mov	r2, r1
 8004514:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004528:	b29b      	uxth	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d121      	bne.n	8004572 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a12      	ldr	r2, [pc, #72]	@ (800457c <I2SEx_TxISR_I2SExt+0x90>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d101      	bne.n	800453c <I2SEx_TxISR_I2SExt+0x50>
 8004538:	4b11      	ldr	r3, [pc, #68]	@ (8004580 <I2SEx_TxISR_I2SExt+0x94>)
 800453a:	e001      	b.n	8004540 <I2SEx_TxISR_I2SExt+0x54>
 800453c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	490d      	ldr	r1, [pc, #52]	@ (800457c <I2SEx_TxISR_I2SExt+0x90>)
 8004548:	428b      	cmp	r3, r1
 800454a:	d101      	bne.n	8004550 <I2SEx_TxISR_I2SExt+0x64>
 800454c:	4b0c      	ldr	r3, [pc, #48]	@ (8004580 <I2SEx_TxISR_I2SExt+0x94>)
 800454e:	e001      	b.n	8004554 <I2SEx_TxISR_I2SExt+0x68>
 8004550:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004554:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004558:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800455e:	b29b      	uxth	r3, r3
 8004560:	2b00      	cmp	r3, #0
 8004562:	d106      	bne.n	8004572 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7ff ff81 	bl	8004474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	40003800 	.word	0x40003800
 8004580:	40003400 	.word	0x40003400

08004584 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68d8      	ldr	r0, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004596:	1c99      	adds	r1, r3, #2
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800459c:	b282      	uxth	r2, r0
 800459e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d113      	bne.n	80045e0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80045c6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d106      	bne.n	80045e0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7ff ff4a 	bl	8004474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a20      	ldr	r2, [pc, #128]	@ (8004678 <I2SEx_RxISR_I2SExt+0x90>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d101      	bne.n	80045fe <I2SEx_RxISR_I2SExt+0x16>
 80045fa:	4b20      	ldr	r3, [pc, #128]	@ (800467c <I2SEx_RxISR_I2SExt+0x94>)
 80045fc:	e001      	b.n	8004602 <I2SEx_RxISR_I2SExt+0x1a>
 80045fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004602:	68d8      	ldr	r0, [r3, #12]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	1c99      	adds	r1, r3, #2
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800460e:	b282      	uxth	r2, r0
 8004610:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004616:	b29b      	uxth	r3, r3
 8004618:	3b01      	subs	r3, #1
 800461a:	b29a      	uxth	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d121      	bne.n	800466e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a12      	ldr	r2, [pc, #72]	@ (8004678 <I2SEx_RxISR_I2SExt+0x90>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d101      	bne.n	8004638 <I2SEx_RxISR_I2SExt+0x50>
 8004634:	4b11      	ldr	r3, [pc, #68]	@ (800467c <I2SEx_RxISR_I2SExt+0x94>)
 8004636:	e001      	b.n	800463c <I2SEx_RxISR_I2SExt+0x54>
 8004638:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	490d      	ldr	r1, [pc, #52]	@ (8004678 <I2SEx_RxISR_I2SExt+0x90>)
 8004644:	428b      	cmp	r3, r1
 8004646:	d101      	bne.n	800464c <I2SEx_RxISR_I2SExt+0x64>
 8004648:	4b0c      	ldr	r3, [pc, #48]	@ (800467c <I2SEx_RxISR_I2SExt+0x94>)
 800464a:	e001      	b.n	8004650 <I2SEx_RxISR_I2SExt+0x68>
 800464c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004650:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004654:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465a:	b29b      	uxth	r3, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	d106      	bne.n	800466e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7ff ff03 	bl	8004474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40003800 	.word	0x40003800
 800467c:	40003400 	.word	0x40003400

08004680 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e267      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d075      	beq.n	800478a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800469e:	4b88      	ldr	r3, [pc, #544]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d00c      	beq.n	80046c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046aa:	4b85      	ldr	r3, [pc, #532]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d112      	bne.n	80046dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046b6:	4b82      	ldr	r3, [pc, #520]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046c2:	d10b      	bne.n	80046dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c4:	4b7e      	ldr	r3, [pc, #504]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d05b      	beq.n	8004788 <HAL_RCC_OscConfig+0x108>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d157      	bne.n	8004788 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e242      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e4:	d106      	bne.n	80046f4 <HAL_RCC_OscConfig+0x74>
 80046e6:	4b76      	ldr	r3, [pc, #472]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a75      	ldr	r2, [pc, #468]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80046ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	e01d      	b.n	8004730 <HAL_RCC_OscConfig+0xb0>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046fc:	d10c      	bne.n	8004718 <HAL_RCC_OscConfig+0x98>
 80046fe:	4b70      	ldr	r3, [pc, #448]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a6f      	ldr	r2, [pc, #444]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004708:	6013      	str	r3, [r2, #0]
 800470a:	4b6d      	ldr	r3, [pc, #436]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a6c      	ldr	r2, [pc, #432]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004714:	6013      	str	r3, [r2, #0]
 8004716:	e00b      	b.n	8004730 <HAL_RCC_OscConfig+0xb0>
 8004718:	4b69      	ldr	r3, [pc, #420]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a68      	ldr	r2, [pc, #416]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800471e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004722:	6013      	str	r3, [r2, #0]
 8004724:	4b66      	ldr	r3, [pc, #408]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a65      	ldr	r2, [pc, #404]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800472a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800472e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d013      	beq.n	8004760 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004738:	f7fc fd92 	bl	8001260 <HAL_GetTick>
 800473c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800473e:	e008      	b.n	8004752 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004740:	f7fc fd8e 	bl	8001260 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b64      	cmp	r3, #100	@ 0x64
 800474c:	d901      	bls.n	8004752 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	e207      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004752:	4b5b      	ldr	r3, [pc, #364]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0f0      	beq.n	8004740 <HAL_RCC_OscConfig+0xc0>
 800475e:	e014      	b.n	800478a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004760:	f7fc fd7e 	bl	8001260 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004768:	f7fc fd7a 	bl	8001260 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b64      	cmp	r3, #100	@ 0x64
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e1f3      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800477a:	4b51      	ldr	r3, [pc, #324]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f0      	bne.n	8004768 <HAL_RCC_OscConfig+0xe8>
 8004786:	e000      	b.n	800478a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d063      	beq.n	800485e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004796:	4b4a      	ldr	r3, [pc, #296]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047a2:	4b47      	ldr	r3, [pc, #284]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80047aa:	2b08      	cmp	r3, #8
 80047ac:	d11c      	bne.n	80047e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ae:	4b44      	ldr	r3, [pc, #272]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d116      	bne.n	80047e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ba:	4b41      	ldr	r3, [pc, #260]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d005      	beq.n	80047d2 <HAL_RCC_OscConfig+0x152>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d001      	beq.n	80047d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e1c7      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047d2:	4b3b      	ldr	r3, [pc, #236]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	00db      	lsls	r3, r3, #3
 80047e0:	4937      	ldr	r1, [pc, #220]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047e6:	e03a      	b.n	800485e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d020      	beq.n	8004832 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047f0:	4b34      	ldr	r3, [pc, #208]	@ (80048c4 <HAL_RCC_OscConfig+0x244>)
 80047f2:	2201      	movs	r2, #1
 80047f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f6:	f7fc fd33 	bl	8001260 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047fe:	f7fc fd2f 	bl	8001260 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e1a8      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004810:	4b2b      	ldr	r3, [pc, #172]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0f0      	beq.n	80047fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800481c:	4b28      	ldr	r3, [pc, #160]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4925      	ldr	r1, [pc, #148]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 800482c:	4313      	orrs	r3, r2
 800482e:	600b      	str	r3, [r1, #0]
 8004830:	e015      	b.n	800485e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004832:	4b24      	ldr	r3, [pc, #144]	@ (80048c4 <HAL_RCC_OscConfig+0x244>)
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004838:	f7fc fd12 	bl	8001260 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800483e:	e008      	b.n	8004852 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004840:	f7fc fd0e 	bl	8001260 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b02      	cmp	r3, #2
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e187      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004852:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1f0      	bne.n	8004840 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0308 	and.w	r3, r3, #8
 8004866:	2b00      	cmp	r3, #0
 8004868:	d036      	beq.n	80048d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d016      	beq.n	80048a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004872:	4b15      	ldr	r3, [pc, #84]	@ (80048c8 <HAL_RCC_OscConfig+0x248>)
 8004874:	2201      	movs	r2, #1
 8004876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004878:	f7fc fcf2 	bl	8001260 <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004880:	f7fc fcee 	bl	8001260 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e167      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004892:	4b0b      	ldr	r3, [pc, #44]	@ (80048c0 <HAL_RCC_OscConfig+0x240>)
 8004894:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0f0      	beq.n	8004880 <HAL_RCC_OscConfig+0x200>
 800489e:	e01b      	b.n	80048d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048a0:	4b09      	ldr	r3, [pc, #36]	@ (80048c8 <HAL_RCC_OscConfig+0x248>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a6:	f7fc fcdb 	bl	8001260 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048ac:	e00e      	b.n	80048cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ae:	f7fc fcd7 	bl	8001260 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d907      	bls.n	80048cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e150      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
 80048c0:	40023800 	.word	0x40023800
 80048c4:	42470000 	.word	0x42470000
 80048c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048cc:	4b88      	ldr	r3, [pc, #544]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 80048ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1ea      	bne.n	80048ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 8097 	beq.w	8004a14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048e6:	2300      	movs	r3, #0
 80048e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048ea:	4b81      	ldr	r3, [pc, #516]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10f      	bne.n	8004916 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f6:	2300      	movs	r3, #0
 80048f8:	60bb      	str	r3, [r7, #8]
 80048fa:	4b7d      	ldr	r3, [pc, #500]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 80048fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fe:	4a7c      	ldr	r2, [pc, #496]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004904:	6413      	str	r3, [r2, #64]	@ 0x40
 8004906:	4b7a      	ldr	r3, [pc, #488]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004912:	2301      	movs	r3, #1
 8004914:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004916:	4b77      	ldr	r3, [pc, #476]	@ (8004af4 <HAL_RCC_OscConfig+0x474>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800491e:	2b00      	cmp	r3, #0
 8004920:	d118      	bne.n	8004954 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004922:	4b74      	ldr	r3, [pc, #464]	@ (8004af4 <HAL_RCC_OscConfig+0x474>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a73      	ldr	r2, [pc, #460]	@ (8004af4 <HAL_RCC_OscConfig+0x474>)
 8004928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800492c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800492e:	f7fc fc97 	bl	8001260 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004934:	e008      	b.n	8004948 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004936:	f7fc fc93 	bl	8001260 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d901      	bls.n	8004948 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e10c      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004948:	4b6a      	ldr	r3, [pc, #424]	@ (8004af4 <HAL_RCC_OscConfig+0x474>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0f0      	beq.n	8004936 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d106      	bne.n	800496a <HAL_RCC_OscConfig+0x2ea>
 800495c:	4b64      	ldr	r3, [pc, #400]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 800495e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004960:	4a63      	ldr	r2, [pc, #396]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004962:	f043 0301 	orr.w	r3, r3, #1
 8004966:	6713      	str	r3, [r2, #112]	@ 0x70
 8004968:	e01c      	b.n	80049a4 <HAL_RCC_OscConfig+0x324>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	2b05      	cmp	r3, #5
 8004970:	d10c      	bne.n	800498c <HAL_RCC_OscConfig+0x30c>
 8004972:	4b5f      	ldr	r3, [pc, #380]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004976:	4a5e      	ldr	r2, [pc, #376]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004978:	f043 0304 	orr.w	r3, r3, #4
 800497c:	6713      	str	r3, [r2, #112]	@ 0x70
 800497e:	4b5c      	ldr	r3, [pc, #368]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004982:	4a5b      	ldr	r2, [pc, #364]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	6713      	str	r3, [r2, #112]	@ 0x70
 800498a:	e00b      	b.n	80049a4 <HAL_RCC_OscConfig+0x324>
 800498c:	4b58      	ldr	r3, [pc, #352]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 800498e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004990:	4a57      	ldr	r2, [pc, #348]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004992:	f023 0301 	bic.w	r3, r3, #1
 8004996:	6713      	str	r3, [r2, #112]	@ 0x70
 8004998:	4b55      	ldr	r3, [pc, #340]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 800499a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800499c:	4a54      	ldr	r2, [pc, #336]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 800499e:	f023 0304 	bic.w	r3, r3, #4
 80049a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d015      	beq.n	80049d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ac:	f7fc fc58 	bl	8001260 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b2:	e00a      	b.n	80049ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049b4:	f7fc fc54 	bl	8001260 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e0cb      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ca:	4b49      	ldr	r3, [pc, #292]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 80049cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0ee      	beq.n	80049b4 <HAL_RCC_OscConfig+0x334>
 80049d6:	e014      	b.n	8004a02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049d8:	f7fc fc42 	bl	8001260 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049de:	e00a      	b.n	80049f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049e0:	f7fc fc3e 	bl	8001260 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e0b5      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049f6:	4b3e      	ldr	r3, [pc, #248]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 80049f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1ee      	bne.n	80049e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a02:	7dfb      	ldrb	r3, [r7, #23]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d105      	bne.n	8004a14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a08:	4b39      	ldr	r3, [pc, #228]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	4a38      	ldr	r2, [pc, #224]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 80a1 	beq.w	8004b60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a1e:	4b34      	ldr	r3, [pc, #208]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 030c 	and.w	r3, r3, #12
 8004a26:	2b08      	cmp	r3, #8
 8004a28:	d05c      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d141      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a32:	4b31      	ldr	r3, [pc, #196]	@ (8004af8 <HAL_RCC_OscConfig+0x478>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a38:	f7fc fc12 	bl	8001260 <HAL_GetTick>
 8004a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a40:	f7fc fc0e 	bl	8001260 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e087      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a52:	4b27      	ldr	r3, [pc, #156]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1f0      	bne.n	8004a40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	69da      	ldr	r2, [r3, #28]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	019b      	lsls	r3, r3, #6
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a74:	085b      	lsrs	r3, r3, #1
 8004a76:	3b01      	subs	r3, #1
 8004a78:	041b      	lsls	r3, r3, #16
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	061b      	lsls	r3, r3, #24
 8004a82:	491b      	ldr	r1, [pc, #108]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a88:	4b1b      	ldr	r3, [pc, #108]	@ (8004af8 <HAL_RCC_OscConfig+0x478>)
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a8e:	f7fc fbe7 	bl	8001260 <HAL_GetTick>
 8004a92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a96:	f7fc fbe3 	bl	8001260 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e05c      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aa8:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0f0      	beq.n	8004a96 <HAL_RCC_OscConfig+0x416>
 8004ab4:	e054      	b.n	8004b60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ab6:	4b10      	ldr	r3, [pc, #64]	@ (8004af8 <HAL_RCC_OscConfig+0x478>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abc:	f7fc fbd0 	bl	8001260 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac4:	f7fc fbcc 	bl	8001260 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e045      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ad6:	4b06      	ldr	r3, [pc, #24]	@ (8004af0 <HAL_RCC_OscConfig+0x470>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x444>
 8004ae2:	e03d      	b.n	8004b60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d107      	bne.n	8004afc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e038      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
 8004af0:	40023800 	.word	0x40023800
 8004af4:	40007000 	.word	0x40007000
 8004af8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004afc:	4b1b      	ldr	r3, [pc, #108]	@ (8004b6c <HAL_RCC_OscConfig+0x4ec>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d028      	beq.n	8004b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d121      	bne.n	8004b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d11a      	bne.n	8004b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d111      	bne.n	8004b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b42:	085b      	lsrs	r3, r3, #1
 8004b44:	3b01      	subs	r3, #1
 8004b46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d107      	bne.n	8004b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d001      	beq.n	8004b60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e000      	b.n	8004b62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800

08004b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e0cc      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b84:	4b68      	ldr	r3, [pc, #416]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0307 	and.w	r3, r3, #7
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d90c      	bls.n	8004bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b92:	4b65      	ldr	r3, [pc, #404]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9a:	4b63      	ldr	r3, [pc, #396]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d001      	beq.n	8004bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e0b8      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d020      	beq.n	8004bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bc4:	4b59      	ldr	r3, [pc, #356]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	4a58      	ldr	r2, [pc, #352]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004bce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0308 	and.w	r3, r3, #8
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bdc:	4b53      	ldr	r3, [pc, #332]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4a52      	ldr	r2, [pc, #328]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004be2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004be8:	4b50      	ldr	r3, [pc, #320]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	494d      	ldr	r1, [pc, #308]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d044      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d107      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c0e:	4b47      	ldr	r3, [pc, #284]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d119      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e07f      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d003      	beq.n	8004c2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c2a:	2b03      	cmp	r3, #3
 8004c2c:	d107      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d109      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e06f      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e067      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c4e:	4b37      	ldr	r3, [pc, #220]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f023 0203 	bic.w	r2, r3, #3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	4934      	ldr	r1, [pc, #208]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c60:	f7fc fafe 	bl	8001260 <HAL_GetTick>
 8004c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c66:	e00a      	b.n	8004c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c68:	f7fc fafa 	bl	8001260 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e04f      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 020c 	and.w	r2, r3, #12
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d1eb      	bne.n	8004c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c90:	4b25      	ldr	r3, [pc, #148]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d20c      	bcs.n	8004cb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9e:	4b22      	ldr	r3, [pc, #136]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca6:	4b20      	ldr	r3, [pc, #128]	@ (8004d28 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0307 	and.w	r3, r3, #7
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d001      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e032      	b.n	8004d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d008      	beq.n	8004cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cc4:	4b19      	ldr	r3, [pc, #100]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	4916      	ldr	r1, [pc, #88]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ce2:	4b12      	ldr	r3, [pc, #72]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	00db      	lsls	r3, r3, #3
 8004cf0:	490e      	ldr	r1, [pc, #56]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cf6:	f000 f821 	bl	8004d3c <HAL_RCC_GetSysClockFreq>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8004d2c <HAL_RCC_ClockConfig+0x1bc>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	091b      	lsrs	r3, r3, #4
 8004d02:	f003 030f 	and.w	r3, r3, #15
 8004d06:	490a      	ldr	r1, [pc, #40]	@ (8004d30 <HAL_RCC_ClockConfig+0x1c0>)
 8004d08:	5ccb      	ldrb	r3, [r1, r3]
 8004d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0e:	4a09      	ldr	r2, [pc, #36]	@ (8004d34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004d12:	4b09      	ldr	r3, [pc, #36]	@ (8004d38 <HAL_RCC_ClockConfig+0x1c8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7fc fa5e 	bl	80011d8 <HAL_InitTick>

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40023c00 	.word	0x40023c00
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	0800a6ac 	.word	0x0800a6ac
 8004d34:	20000000 	.word	0x20000000
 8004d38:	20000004 	.word	0x20000004

08004d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d40:	b094      	sub	sp, #80	@ 0x50
 8004d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d44:	2300      	movs	r3, #0
 8004d46:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d54:	4b79      	ldr	r3, [pc, #484]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 030c 	and.w	r3, r3, #12
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d00d      	beq.n	8004d7c <HAL_RCC_GetSysClockFreq+0x40>
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	f200 80e1 	bhi.w	8004f28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <HAL_RCC_GetSysClockFreq+0x34>
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d003      	beq.n	8004d76 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d6e:	e0db      	b.n	8004f28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d70:	4b73      	ldr	r3, [pc, #460]	@ (8004f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d74:	e0db      	b.n	8004f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d76:	4b73      	ldr	r3, [pc, #460]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x208>)
 8004d78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d7a:	e0d8      	b.n	8004f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d84:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d86:	4b6d      	ldr	r3, [pc, #436]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d063      	beq.n	8004e5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d92:	4b6a      	ldr	r3, [pc, #424]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	099b      	lsrs	r3, r3, #6
 8004d98:	2200      	movs	r2, #0
 8004d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004da6:	2300      	movs	r3, #0
 8004da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004daa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004dae:	4622      	mov	r2, r4
 8004db0:	462b      	mov	r3, r5
 8004db2:	f04f 0000 	mov.w	r0, #0
 8004db6:	f04f 0100 	mov.w	r1, #0
 8004dba:	0159      	lsls	r1, r3, #5
 8004dbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dc0:	0150      	lsls	r0, r2, #5
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	1a51      	subs	r1, r2, r1
 8004dca:	6139      	str	r1, [r7, #16]
 8004dcc:	4629      	mov	r1, r5
 8004dce:	eb63 0301 	sbc.w	r3, r3, r1
 8004dd2:	617b      	str	r3, [r7, #20]
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004de0:	4659      	mov	r1, fp
 8004de2:	018b      	lsls	r3, r1, #6
 8004de4:	4651      	mov	r1, sl
 8004de6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004dea:	4651      	mov	r1, sl
 8004dec:	018a      	lsls	r2, r1, #6
 8004dee:	4651      	mov	r1, sl
 8004df0:	ebb2 0801 	subs.w	r8, r2, r1
 8004df4:	4659      	mov	r1, fp
 8004df6:	eb63 0901 	sbc.w	r9, r3, r1
 8004dfa:	f04f 0200 	mov.w	r2, #0
 8004dfe:	f04f 0300 	mov.w	r3, #0
 8004e02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e0e:	4690      	mov	r8, r2
 8004e10:	4699      	mov	r9, r3
 8004e12:	4623      	mov	r3, r4
 8004e14:	eb18 0303 	adds.w	r3, r8, r3
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	462b      	mov	r3, r5
 8004e1c:	eb49 0303 	adc.w	r3, r9, r3
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	f04f 0200 	mov.w	r2, #0
 8004e26:	f04f 0300 	mov.w	r3, #0
 8004e2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e2e:	4629      	mov	r1, r5
 8004e30:	024b      	lsls	r3, r1, #9
 8004e32:	4621      	mov	r1, r4
 8004e34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e38:	4621      	mov	r1, r4
 8004e3a:	024a      	lsls	r2, r1, #9
 8004e3c:	4610      	mov	r0, r2
 8004e3e:	4619      	mov	r1, r3
 8004e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e42:	2200      	movs	r2, #0
 8004e44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e4c:	f7fb f9bc 	bl	80001c8 <__aeabi_uldivmod>
 8004e50:	4602      	mov	r2, r0
 8004e52:	460b      	mov	r3, r1
 8004e54:	4613      	mov	r3, r2
 8004e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e58:	e058      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e5a:	4b38      	ldr	r3, [pc, #224]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	099b      	lsrs	r3, r3, #6
 8004e60:	2200      	movs	r2, #0
 8004e62:	4618      	mov	r0, r3
 8004e64:	4611      	mov	r1, r2
 8004e66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e6a:	623b      	str	r3, [r7, #32]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e74:	4642      	mov	r2, r8
 8004e76:	464b      	mov	r3, r9
 8004e78:	f04f 0000 	mov.w	r0, #0
 8004e7c:	f04f 0100 	mov.w	r1, #0
 8004e80:	0159      	lsls	r1, r3, #5
 8004e82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e86:	0150      	lsls	r0, r2, #5
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4641      	mov	r1, r8
 8004e8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e92:	4649      	mov	r1, r9
 8004e94:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e98:	f04f 0200 	mov.w	r2, #0
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ea4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ea8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004eac:	ebb2 040a 	subs.w	r4, r2, sl
 8004eb0:	eb63 050b 	sbc.w	r5, r3, fp
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	f04f 0300 	mov.w	r3, #0
 8004ebc:	00eb      	lsls	r3, r5, #3
 8004ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ec2:	00e2      	lsls	r2, r4, #3
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	461d      	mov	r5, r3
 8004ec8:	4643      	mov	r3, r8
 8004eca:	18e3      	adds	r3, r4, r3
 8004ecc:	603b      	str	r3, [r7, #0]
 8004ece:	464b      	mov	r3, r9
 8004ed0:	eb45 0303 	adc.w	r3, r5, r3
 8004ed4:	607b      	str	r3, [r7, #4]
 8004ed6:	f04f 0200 	mov.w	r2, #0
 8004eda:	f04f 0300 	mov.w	r3, #0
 8004ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	028b      	lsls	r3, r1, #10
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004eec:	4621      	mov	r1, r4
 8004eee:	028a      	lsls	r2, r1, #10
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	61bb      	str	r3, [r7, #24]
 8004efa:	61fa      	str	r2, [r7, #28]
 8004efc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f00:	f7fb f962 	bl	80001c8 <__aeabi_uldivmod>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4613      	mov	r3, r2
 8004f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004f0e:	685b      	ldr	r3, [r3, #4]
 8004f10:	0c1b      	lsrs	r3, r3, #16
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	3301      	adds	r3, #1
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004f1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f26:	e002      	b.n	8004f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f28:	4b05      	ldr	r3, [pc, #20]	@ (8004f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3750      	adds	r7, #80	@ 0x50
 8004f34:	46bd      	mov	sp, r7
 8004f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	00f42400 	.word	0x00f42400
 8004f44:	007a1200 	.word	0x007a1200

08004f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f4c:	4b03      	ldr	r3, [pc, #12]	@ (8004f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	20000000 	.word	0x20000000

08004f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f64:	f7ff fff0 	bl	8004f48 <HAL_RCC_GetHCLKFreq>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	4b05      	ldr	r3, [pc, #20]	@ (8004f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	0a9b      	lsrs	r3, r3, #10
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	4903      	ldr	r1, [pc, #12]	@ (8004f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f76:	5ccb      	ldrb	r3, [r1, r3]
 8004f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40023800 	.word	0x40023800
 8004f84:	0800a6bc 	.word	0x0800a6bc

08004f88 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f90:	2300      	movs	r3, #0
 8004f92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d105      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d035      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004fb0:	4b62      	ldr	r3, [pc, #392]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fb6:	f7fc f953 	bl	8001260 <HAL_GetTick>
 8004fba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fbe:	f7fc f94f 	bl	8001260 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e0b0      	b.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fd0:	4b5b      	ldr	r3, [pc, #364]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1f0      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	019a      	lsls	r2, r3, #6
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	071b      	lsls	r3, r3, #28
 8004fe8:	4955      	ldr	r1, [pc, #340]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ff0:	4b52      	ldr	r3, [pc, #328]	@ (800513c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ff6:	f7fc f933 	bl	8001260 <HAL_GetTick>
 8004ffa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ffc:	e008      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ffe:	f7fc f92f 	bl	8001260 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d901      	bls.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e090      	b.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005010:	4b4b      	ldr	r3, [pc, #300]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0f0      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 8083 	beq.w	8005130 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	4b44      	ldr	r3, [pc, #272]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	4a43      	ldr	r2, [pc, #268]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005038:	6413      	str	r3, [r2, #64]	@ 0x40
 800503a:	4b41      	ldr	r3, [pc, #260]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005046:	4b3f      	ldr	r3, [pc, #252]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a3e      	ldr	r2, [pc, #248]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800504c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005050:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005052:	f7fc f905 	bl	8001260 <HAL_GetTick>
 8005056:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005058:	e008      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800505a:	f7fc f901 	bl	8001260 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	2b02      	cmp	r3, #2
 8005066:	d901      	bls.n	800506c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e062      	b.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800506c:	4b35      	ldr	r3, [pc, #212]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0f0      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005078:	4b31      	ldr	r3, [pc, #196]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800507a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005080:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d02f      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	429a      	cmp	r2, r3
 8005094:	d028      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005096:	4b2a      	ldr	r3, [pc, #168]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050a0:	4b29      	ldr	r3, [pc, #164]	@ (8005148 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050a6:	4b28      	ldr	r3, [pc, #160]	@ (8005148 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80050ac:	4a24      	ldr	r2, [pc, #144]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80050b2:	4b23      	ldr	r3, [pc, #140]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d114      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80050be:	f7fc f8cf 	bl	8001260 <HAL_GetTick>
 80050c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c4:	e00a      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c6:	f7fc f8cb 	bl	8001260 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d901      	bls.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e02a      	b.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050dc:	4b18      	ldr	r3, [pc, #96]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0ee      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050f4:	d10d      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80050f6:	4b12      	ldr	r3, [pc, #72]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800510a:	490d      	ldr	r1, [pc, #52]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800510c:	4313      	orrs	r3, r2
 800510e:	608b      	str	r3, [r1, #8]
 8005110:	e005      	b.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005112:	4b0b      	ldr	r3, [pc, #44]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	4a0a      	ldr	r2, [pc, #40]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005118:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800511c:	6093      	str	r3, [r2, #8]
 800511e:	4b08      	ldr	r3, [pc, #32]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005120:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800512a:	4905      	ldr	r1, [pc, #20]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800512c:	4313      	orrs	r3, r2
 800512e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	42470068 	.word	0x42470068
 8005140:	40023800 	.word	0x40023800
 8005144:	40007000 	.word	0x40007000
 8005148:	42470e40 	.word	0x42470e40

0800514c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800514c:	b480      	push	{r7}
 800514e:	b087      	sub	sp, #28
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005154:	2300      	movs	r3, #0
 8005156:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800515c:	2300      	movs	r3, #0
 800515e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d13f      	bne.n	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800516a:	4b24      	ldr	r3, [pc, #144]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005172:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d006      	beq.n	8005188 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005180:	d12f      	bne.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005182:	4b1f      	ldr	r3, [pc, #124]	@ (8005200 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005184:	617b      	str	r3, [r7, #20]
          break;
 8005186:	e02f      	b.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005188:	4b1c      	ldr	r3, [pc, #112]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005190:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005194:	d108      	bne.n	80051a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005196:	4b19      	ldr	r3, [pc, #100]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800519e:	4a19      	ldr	r2, [pc, #100]	@ (8005204 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80051a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a4:	613b      	str	r3, [r7, #16]
 80051a6:	e007      	b.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80051a8:	4b14      	ldr	r3, [pc, #80]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051b0:	4a15      	ldr	r2, [pc, #84]	@ (8005208 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80051b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80051b8:	4b10      	ldr	r3, [pc, #64]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051be:	099b      	lsrs	r3, r3, #6
 80051c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	fb02 f303 	mul.w	r3, r2, r3
 80051ca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80051cc:	4b0b      	ldr	r3, [pc, #44]	@ (80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80051ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051d2:	0f1b      	lsrs	r3, r3, #28
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	617b      	str	r3, [r7, #20]
          break;
 80051e0:	e002      	b.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	617b      	str	r3, [r7, #20]
          break;
 80051e6:	bf00      	nop
        }
      }
      break;
 80051e8:	e000      	b.n	80051ec <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80051ea:	bf00      	nop
    }
  }
  return frequency;
 80051ec:	697b      	ldr	r3, [r7, #20]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	371c      	adds	r7, #28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	00bb8000 	.word	0x00bb8000
 8005204:	007a1200 	.word	0x007a1200
 8005208:	00f42400 	.word	0x00f42400

0800520c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e07b      	b.n	8005316 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005222:	2b00      	cmp	r3, #0
 8005224:	d108      	bne.n	8005238 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800522e:	d009      	beq.n	8005244 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	61da      	str	r2, [r3, #28]
 8005236:	e005      	b.n	8005244 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fb fdca 	bl	8000df8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2202      	movs	r2, #2
 8005268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800527a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800528c:	431a      	orrs	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	431a      	orrs	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	69db      	ldr	r3, [r3, #28]
 80052ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052be:	431a      	orrs	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a1b      	ldr	r3, [r3, #32]
 80052c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c8:	ea42 0103 	orr.w	r1, r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	0c1b      	lsrs	r3, r3, #16
 80052e2:	f003 0104 	and.w	r1, r3, #4
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ea:	f003 0210 	and.w	r2, r3, #16
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	430a      	orrs	r2, r1
 80052f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	69da      	ldr	r2, [r3, #28]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005304:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b082      	sub	sp, #8
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d101      	bne.n	8005330 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e041      	b.n	80053b4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d106      	bne.n	800534a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fb fd9f 	bl	8000e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	3304      	adds	r3, #4
 800535a:	4619      	mov	r1, r3
 800535c:	4610      	mov	r0, r2
 800535e:	f000 fdb5 	bl	8005ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3708      	adds	r7, #8
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d101      	bne.n	80053ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e041      	b.n	8005452 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d106      	bne.n	80053e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 f839 	bl	800545a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2202      	movs	r2, #2
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3304      	adds	r3, #4
 80053f8:	4619      	mov	r1, r3
 80053fa:	4610      	mov	r0, r2
 80053fc:	f000 fd66 	bl	8005ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3708      	adds	r7, #8
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800545a:	b480      	push	{r7}
 800545c:	b083      	sub	sp, #12
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b082      	sub	sp, #8
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d101      	bne.n	8005480 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e041      	b.n	8005504 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d106      	bne.n	800549a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f7fb fd3f 	bl	8000f18 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2202      	movs	r2, #2
 800549e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	3304      	adds	r3, #4
 80054aa:	4619      	mov	r1, r3
 80054ac:	4610      	mov	r0, r2
 80054ae:	f000 fd0d 	bl	8005ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d104      	bne.n	800552a <HAL_TIM_IC_Start_IT+0x1e>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005526:	b2db      	uxtb	r3, r3
 8005528:	e013      	b.n	8005552 <HAL_TIM_IC_Start_IT+0x46>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b04      	cmp	r3, #4
 800552e:	d104      	bne.n	800553a <HAL_TIM_IC_Start_IT+0x2e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005536:	b2db      	uxtb	r3, r3
 8005538:	e00b      	b.n	8005552 <HAL_TIM_IC_Start_IT+0x46>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2b08      	cmp	r3, #8
 800553e:	d104      	bne.n	800554a <HAL_TIM_IC_Start_IT+0x3e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005546:	b2db      	uxtb	r3, r3
 8005548:	e003      	b.n	8005552 <HAL_TIM_IC_Start_IT+0x46>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005550:	b2db      	uxtb	r3, r3
 8005552:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d104      	bne.n	8005564 <HAL_TIM_IC_Start_IT+0x58>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005560:	b2db      	uxtb	r3, r3
 8005562:	e013      	b.n	800558c <HAL_TIM_IC_Start_IT+0x80>
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	2b04      	cmp	r3, #4
 8005568:	d104      	bne.n	8005574 <HAL_TIM_IC_Start_IT+0x68>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005570:	b2db      	uxtb	r3, r3
 8005572:	e00b      	b.n	800558c <HAL_TIM_IC_Start_IT+0x80>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b08      	cmp	r3, #8
 8005578:	d104      	bne.n	8005584 <HAL_TIM_IC_Start_IT+0x78>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005580:	b2db      	uxtb	r3, r3
 8005582:	e003      	b.n	800558c <HAL_TIM_IC_Start_IT+0x80>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800558a:	b2db      	uxtb	r3, r3
 800558c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800558e:	7bbb      	ldrb	r3, [r7, #14]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d102      	bne.n	800559a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005594:	7b7b      	ldrb	r3, [r7, #13]
 8005596:	2b01      	cmp	r3, #1
 8005598:	d001      	beq.n	800559e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e0cc      	b.n	8005738 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d104      	bne.n	80055ae <HAL_TIM_IC_Start_IT+0xa2>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ac:	e013      	b.n	80055d6 <HAL_TIM_IC_Start_IT+0xca>
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	2b04      	cmp	r3, #4
 80055b2:	d104      	bne.n	80055be <HAL_TIM_IC_Start_IT+0xb2>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2202      	movs	r2, #2
 80055b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055bc:	e00b      	b.n	80055d6 <HAL_TIM_IC_Start_IT+0xca>
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	2b08      	cmp	r3, #8
 80055c2:	d104      	bne.n	80055ce <HAL_TIM_IC_Start_IT+0xc2>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055cc:	e003      	b.n	80055d6 <HAL_TIM_IC_Start_IT+0xca>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2202      	movs	r2, #2
 80055d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d104      	bne.n	80055e6 <HAL_TIM_IC_Start_IT+0xda>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2202      	movs	r2, #2
 80055e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055e4:	e013      	b.n	800560e <HAL_TIM_IC_Start_IT+0x102>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	d104      	bne.n	80055f6 <HAL_TIM_IC_Start_IT+0xea>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055f4:	e00b      	b.n	800560e <HAL_TIM_IC_Start_IT+0x102>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b08      	cmp	r3, #8
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_IC_Start_IT+0xfa>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005604:	e003      	b.n	800560e <HAL_TIM_IC_Start_IT+0x102>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d841      	bhi.n	8005698 <HAL_TIM_IC_Start_IT+0x18c>
 8005614:	a201      	add	r2, pc, #4	@ (adr r2, 800561c <HAL_TIM_IC_Start_IT+0x110>)
 8005616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561a:	bf00      	nop
 800561c:	08005651 	.word	0x08005651
 8005620:	08005699 	.word	0x08005699
 8005624:	08005699 	.word	0x08005699
 8005628:	08005699 	.word	0x08005699
 800562c:	08005663 	.word	0x08005663
 8005630:	08005699 	.word	0x08005699
 8005634:	08005699 	.word	0x08005699
 8005638:	08005699 	.word	0x08005699
 800563c:	08005675 	.word	0x08005675
 8005640:	08005699 	.word	0x08005699
 8005644:	08005699 	.word	0x08005699
 8005648:	08005699 	.word	0x08005699
 800564c:	08005687 	.word	0x08005687
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0202 	orr.w	r2, r2, #2
 800565e:	60da      	str	r2, [r3, #12]
      break;
 8005660:	e01d      	b.n	800569e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68da      	ldr	r2, [r3, #12]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f042 0204 	orr.w	r2, r2, #4
 8005670:	60da      	str	r2, [r3, #12]
      break;
 8005672:	e014      	b.n	800569e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0208 	orr.w	r2, r2, #8
 8005682:	60da      	str	r2, [r3, #12]
      break;
 8005684:	e00b      	b.n	800569e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68da      	ldr	r2, [r3, #12]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f042 0210 	orr.w	r2, r2, #16
 8005694:	60da      	str	r2, [r3, #12]
      break;
 8005696:	e002      	b.n	800569e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	73fb      	strb	r3, [r7, #15]
      break;
 800569c:	bf00      	nop
  }

  if (status == HAL_OK)
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d148      	bne.n	8005736 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2201      	movs	r2, #1
 80056aa:	6839      	ldr	r1, [r7, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f001 f8a4 	bl	80067fa <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a22      	ldr	r2, [pc, #136]	@ (8005740 <HAL_TIM_IC_Start_IT+0x234>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d022      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c4:	d01d      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005744 <HAL_TIM_IC_Start_IT+0x238>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d018      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005748 <HAL_TIM_IC_Start_IT+0x23c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d013      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a1b      	ldr	r2, [pc, #108]	@ (800574c <HAL_TIM_IC_Start_IT+0x240>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00e      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a19      	ldr	r2, [pc, #100]	@ (8005750 <HAL_TIM_IC_Start_IT+0x244>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d009      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a18      	ldr	r2, [pc, #96]	@ (8005754 <HAL_TIM_IC_Start_IT+0x248>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d004      	beq.n	8005702 <HAL_TIM_IC_Start_IT+0x1f6>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a16      	ldr	r2, [pc, #88]	@ (8005758 <HAL_TIM_IC_Start_IT+0x24c>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d111      	bne.n	8005726 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 0307 	and.w	r3, r3, #7
 800570c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	2b06      	cmp	r3, #6
 8005712:	d010      	beq.n	8005736 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005724:	e007      	b.n	8005736 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0201 	orr.w	r2, r2, #1
 8005734:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005736:	7bfb      	ldrb	r3, [r7, #15]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	40010000 	.word	0x40010000
 8005744:	40000400 	.word	0x40000400
 8005748:	40000800 	.word	0x40000800
 800574c:	40000c00 	.word	0x40000c00
 8005750:	40010400 	.word	0x40010400
 8005754:	40014000 	.word	0x40014000
 8005758:	40001800 	.word	0x40001800

0800575c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e041      	b.n	80057f4 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b00      	cmp	r3, #0
 800577a:	d106      	bne.n	800578a <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f839 	bl	80057fc <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2202      	movs	r2, #2
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3304      	adds	r3, #4
 800579a:	4619      	mov	r1, r3
 800579c:	4610      	mov	r0, r2
 800579e:	f000 fb95 	bl	8005ecc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0208 	bic.w	r2, r2, #8
 80057b0:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6819      	ldr	r1, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005820:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005828:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005830:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005838:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800583a:	7bfb      	ldrb	r3, [r7, #15]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d108      	bne.n	8005852 <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005840:	7bbb      	ldrb	r3, [r7, #14]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d105      	bne.n	8005852 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005846:	7b7b      	ldrb	r3, [r7, #13]
 8005848:	2b01      	cmp	r3, #1
 800584a:	d102      	bne.n	8005852 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800584c:	7b3b      	ldrb	r3, [r7, #12]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d001      	beq.n	8005856 <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e035      	b.n	80058c2 <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2202      	movs	r2, #2
 8005862:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2202      	movs	r2, #2
 800586a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2202      	movs	r2, #2
 8005872:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2201      	movs	r2, #1
 800587c:	2100      	movs	r1, #0
 800587e:	4618      	mov	r0, r3
 8005880:	f000 ffbb 	bl	80067fa <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2201      	movs	r2, #1
 800588a:	2104      	movs	r1, #4
 800588c:	4618      	mov	r0, r3
 800588e:	f000 ffb4 	bl	80067fa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a0d      	ldr	r2, [pc, #52]	@ (80058cc <HAL_TIM_OnePulse_Start+0xbc>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d004      	beq.n	80058a6 <HAL_TIM_OnePulse_Start+0x96>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a0b      	ldr	r2, [pc, #44]	@ (80058d0 <HAL_TIM_OnePulse_Start+0xc0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d101      	bne.n	80058aa <HAL_TIM_OnePulse_Start+0x9a>
 80058a6:	2301      	movs	r3, #1
 80058a8:	e000      	b.n	80058ac <HAL_TIM_OnePulse_Start+0x9c>
 80058aa:	2300      	movs	r3, #0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d007      	beq.n	80058c0 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	40010000 	.word	0x40010000
 80058d0:	40010400 	.word	0x40010400

080058d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d020      	beq.n	8005938 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d01b      	beq.n	8005938 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f06f 0202 	mvn.w	r2, #2
 8005908:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fb f91a 	bl	8000b58 <HAL_TIM_IC_CaptureCallback>
 8005924:	e005      	b.n	8005932 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 fab2 	bl	8005e90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 fab9 	bl	8005ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b00      	cmp	r3, #0
 8005940:	d020      	beq.n	8005984 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f003 0304 	and.w	r3, r3, #4
 8005948:	2b00      	cmp	r3, #0
 800594a:	d01b      	beq.n	8005984 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f06f 0204 	mvn.w	r2, #4
 8005954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2202      	movs	r2, #2
 800595a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fb f8f4 	bl	8000b58 <HAL_TIM_IC_CaptureCallback>
 8005970:	e005      	b.n	800597e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fa8c 	bl	8005e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fa93 	bl	8005ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b00      	cmp	r3, #0
 800598c:	d020      	beq.n	80059d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f003 0308 	and.w	r3, r3, #8
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01b      	beq.n	80059d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f06f 0208 	mvn.w	r2, #8
 80059a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2204      	movs	r2, #4
 80059a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	f003 0303 	and.w	r3, r3, #3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fb f8ce 	bl	8000b58 <HAL_TIM_IC_CaptureCallback>
 80059bc:	e005      	b.n	80059ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fa66 	bl	8005e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fa6d 	bl	8005ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f003 0310 	and.w	r3, r3, #16
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d020      	beq.n	8005a1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f003 0310 	and.w	r3, r3, #16
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d01b      	beq.n	8005a1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0210 	mvn.w	r2, #16
 80059ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2208      	movs	r2, #8
 80059f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7fb f8a8 	bl	8000b58 <HAL_TIM_IC_CaptureCallback>
 8005a08:	e005      	b.n	8005a16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fa40 	bl	8005e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fa47 	bl	8005ea4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00c      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d007      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f06f 0201 	mvn.w	r2, #1
 8005a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fa1e 	bl	8005e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00c      	beq.n	8005a64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d007      	beq.n	8005a64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 ffc8 	bl	80069f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00c      	beq.n	8005a88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d007      	beq.n	8005a88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa18 	bl	8005eb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00c      	beq.n	8005aac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d007      	beq.n	8005aac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f06f 0220 	mvn.w	r2, #32
 8005aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 ff9a 	bl	80069e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005aac:	bf00      	nop
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	e088      	b.n	8005be4 <HAL_TIM_IC_ConfigChannel+0x130>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d11b      	bne.n	8005b18 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005af0:	f000 fcda 	bl	80064a8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	699a      	ldr	r2, [r3, #24]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f022 020c 	bic.w	r2, r2, #12
 8005b02:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6999      	ldr	r1, [r3, #24]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	689a      	ldr	r2, [r3, #8]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	619a      	str	r2, [r3, #24]
 8005b16:	e060      	b.n	8005bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d11c      	bne.n	8005b58 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005b2e:	f000 fd5e 	bl	80065ee <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	699a      	ldr	r2, [r3, #24]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b40:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6999      	ldr	r1, [r3, #24]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	021a      	lsls	r2, r3, #8
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	430a      	orrs	r2, r1
 8005b54:	619a      	str	r2, [r3, #24]
 8005b56:	e040      	b.n	8005bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b08      	cmp	r3, #8
 8005b5c:	d11b      	bne.n	8005b96 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005b6e:	f000 fdab 	bl	80066c8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	69da      	ldr	r2, [r3, #28]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 020c 	bic.w	r2, r2, #12
 8005b80:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	69d9      	ldr	r1, [r3, #28]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	61da      	str	r2, [r3, #28]
 8005b94:	e021      	b.n	8005bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b0c      	cmp	r3, #12
 8005b9a:	d11c      	bne.n	8005bd6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005bac:	f000 fdc8 	bl	8006740 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	69da      	ldr	r2, [r3, #28]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005bbe:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69d9      	ldr	r1, [r3, #28]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	021a      	lsls	r2, r3, #8
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	61da      	str	r2, [r3, #28]
 8005bd4:	e001      	b.n	8005bda <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d101      	bne.n	8005c0a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c06:	2302      	movs	r3, #2
 8005c08:	e0ae      	b.n	8005d68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b0c      	cmp	r3, #12
 8005c16:	f200 809f 	bhi.w	8005d58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c20 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c20:	08005c55 	.word	0x08005c55
 8005c24:	08005d59 	.word	0x08005d59
 8005c28:	08005d59 	.word	0x08005d59
 8005c2c:	08005d59 	.word	0x08005d59
 8005c30:	08005c95 	.word	0x08005c95
 8005c34:	08005d59 	.word	0x08005d59
 8005c38:	08005d59 	.word	0x08005d59
 8005c3c:	08005d59 	.word	0x08005d59
 8005c40:	08005cd7 	.word	0x08005cd7
 8005c44:	08005d59 	.word	0x08005d59
 8005c48:	08005d59 	.word	0x08005d59
 8005c4c:	08005d59 	.word	0x08005d59
 8005c50:	08005d17 	.word	0x08005d17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 f9e2 	bl	8006024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0208 	orr.w	r2, r2, #8
 8005c6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699a      	ldr	r2, [r3, #24]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0204 	bic.w	r2, r2, #4
 8005c7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6999      	ldr	r1, [r3, #24]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	691a      	ldr	r2, [r3, #16]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	619a      	str	r2, [r3, #24]
      break;
 8005c92:	e064      	b.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68b9      	ldr	r1, [r7, #8]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fa32 	bl	8006104 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699a      	ldr	r2, [r3, #24]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	699a      	ldr	r2, [r3, #24]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6999      	ldr	r1, [r3, #24]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	021a      	lsls	r2, r3, #8
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	619a      	str	r2, [r3, #24]
      break;
 8005cd4:	e043      	b.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68b9      	ldr	r1, [r7, #8]
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 fa87 	bl	80061f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69da      	ldr	r2, [r3, #28]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0208 	orr.w	r2, r2, #8
 8005cf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0204 	bic.w	r2, r2, #4
 8005d00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69d9      	ldr	r1, [r3, #28]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	691a      	ldr	r2, [r3, #16]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	61da      	str	r2, [r3, #28]
      break;
 8005d14:	e023      	b.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68b9      	ldr	r1, [r7, #8]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 fadb 	bl	80062d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69da      	ldr	r2, [r3, #28]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	69da      	ldr	r2, [r3, #28]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	69d9      	ldr	r1, [r3, #28]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	021a      	lsls	r2, r3, #8
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	61da      	str	r2, [r3, #28]
      break;
 8005d56:	e002      	b.n	8005d5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e031      	b.n	8005dec <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005d98:	6839      	ldr	r1, [r7, #0]
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 faf2 	bl	8006384 <TIM_SlaveTimer_SetConfig>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d009      	beq.n	8005dba <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e018      	b.n	8005dec <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dc8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005dd8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b0c      	cmp	r3, #12
 8005e06:	d831      	bhi.n	8005e6c <HAL_TIM_ReadCapturedValue+0x78>
 8005e08:	a201      	add	r2, pc, #4	@ (adr r2, 8005e10 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0e:	bf00      	nop
 8005e10:	08005e45 	.word	0x08005e45
 8005e14:	08005e6d 	.word	0x08005e6d
 8005e18:	08005e6d 	.word	0x08005e6d
 8005e1c:	08005e6d 	.word	0x08005e6d
 8005e20:	08005e4f 	.word	0x08005e4f
 8005e24:	08005e6d 	.word	0x08005e6d
 8005e28:	08005e6d 	.word	0x08005e6d
 8005e2c:	08005e6d 	.word	0x08005e6d
 8005e30:	08005e59 	.word	0x08005e59
 8005e34:	08005e6d 	.word	0x08005e6d
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005e6d 	.word	0x08005e6d
 8005e40:	08005e63 	.word	0x08005e63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e4a:	60fb      	str	r3, [r7, #12]

      break;
 8005e4c:	e00f      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	60fb      	str	r3, [r7, #12]

      break;
 8005e56:	e00a      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5e:	60fb      	str	r3, [r7, #12]

      break;
 8005e60:	e005      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e68:	60fb      	str	r3, [r7, #12]

      break;
 8005e6a:	e000      	b.n	8005e6e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005e6c:	bf00      	nop
  }

  return tmpreg;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a46      	ldr	r2, [pc, #280]	@ (8005ff8 <TIM_Base_SetConfig+0x12c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d013      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eea:	d00f      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a43      	ldr	r2, [pc, #268]	@ (8005ffc <TIM_Base_SetConfig+0x130>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00b      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a42      	ldr	r2, [pc, #264]	@ (8006000 <TIM_Base_SetConfig+0x134>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d007      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a41      	ldr	r2, [pc, #260]	@ (8006004 <TIM_Base_SetConfig+0x138>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d003      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a40      	ldr	r2, [pc, #256]	@ (8006008 <TIM_Base_SetConfig+0x13c>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d108      	bne.n	8005f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a35      	ldr	r2, [pc, #212]	@ (8005ff8 <TIM_Base_SetConfig+0x12c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d02b      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2c:	d027      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a32      	ldr	r2, [pc, #200]	@ (8005ffc <TIM_Base_SetConfig+0x130>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d023      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a31      	ldr	r2, [pc, #196]	@ (8006000 <TIM_Base_SetConfig+0x134>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d01f      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a30      	ldr	r2, [pc, #192]	@ (8006004 <TIM_Base_SetConfig+0x138>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d01b      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a2f      	ldr	r2, [pc, #188]	@ (8006008 <TIM_Base_SetConfig+0x13c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d017      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a2e      	ldr	r2, [pc, #184]	@ (800600c <TIM_Base_SetConfig+0x140>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d013      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a2d      	ldr	r2, [pc, #180]	@ (8006010 <TIM_Base_SetConfig+0x144>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00f      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a2c      	ldr	r2, [pc, #176]	@ (8006014 <TIM_Base_SetConfig+0x148>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d00b      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a2b      	ldr	r2, [pc, #172]	@ (8006018 <TIM_Base_SetConfig+0x14c>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d007      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a2a      	ldr	r2, [pc, #168]	@ (800601c <TIM_Base_SetConfig+0x150>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d003      	beq.n	8005f7e <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a29      	ldr	r2, [pc, #164]	@ (8006020 <TIM_Base_SetConfig+0x154>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d108      	bne.n	8005f90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a10      	ldr	r2, [pc, #64]	@ (8005ff8 <TIM_Base_SetConfig+0x12c>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d003      	beq.n	8005fc4 <TIM_Base_SetConfig+0xf8>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a12      	ldr	r2, [pc, #72]	@ (8006008 <TIM_Base_SetConfig+0x13c>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d103      	bne.n	8005fcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	691a      	ldr	r2, [r3, #16]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d105      	bne.n	8005fea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	f023 0201 	bic.w	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	611a      	str	r2, [r3, #16]
  }
}
 8005fea:	bf00      	nop
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	40010000 	.word	0x40010000
 8005ffc:	40000400 	.word	0x40000400
 8006000:	40000800 	.word	0x40000800
 8006004:	40000c00 	.word	0x40000c00
 8006008:	40010400 	.word	0x40010400
 800600c:	40014000 	.word	0x40014000
 8006010:	40014400 	.word	0x40014400
 8006014:	40014800 	.word	0x40014800
 8006018:	40001800 	.word	0x40001800
 800601c:	40001c00 	.word	0x40001c00
 8006020:	40002000 	.word	0x40002000

08006024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006024:	b480      	push	{r7}
 8006026:	b087      	sub	sp, #28
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	f023 0201 	bic.w	r2, r3, #1
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0303 	bic.w	r3, r3, #3
 800605a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f023 0302 	bic.w	r3, r3, #2
 800606c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a20      	ldr	r2, [pc, #128]	@ (80060fc <TIM_OC1_SetConfig+0xd8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <TIM_OC1_SetConfig+0x64>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a1f      	ldr	r2, [pc, #124]	@ (8006100 <TIM_OC1_SetConfig+0xdc>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10c      	bne.n	80060a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0308 	bic.w	r3, r3, #8
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f023 0304 	bic.w	r3, r3, #4
 80060a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a15      	ldr	r2, [pc, #84]	@ (80060fc <TIM_OC1_SetConfig+0xd8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d003      	beq.n	80060b2 <TIM_OC1_SetConfig+0x8e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a14      	ldr	r2, [pc, #80]	@ (8006100 <TIM_OC1_SetConfig+0xdc>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d111      	bne.n	80060d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	621a      	str	r2, [r3, #32]
}
 80060f0:	bf00      	nop
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	40010000 	.word	0x40010000
 8006100:	40010400 	.word	0x40010400

08006104 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	f023 0210 	bic.w	r2, r3, #16
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800613a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	021b      	lsls	r3, r3, #8
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f023 0320 	bic.w	r3, r3, #32
 800614e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a22      	ldr	r2, [pc, #136]	@ (80061e8 <TIM_OC2_SetConfig+0xe4>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_OC2_SetConfig+0x68>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a21      	ldr	r2, [pc, #132]	@ (80061ec <TIM_OC2_SetConfig+0xe8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d10d      	bne.n	8006188 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006186:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a17      	ldr	r2, [pc, #92]	@ (80061e8 <TIM_OC2_SetConfig+0xe4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d003      	beq.n	8006198 <TIM_OC2_SetConfig+0x94>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a16      	ldr	r2, [pc, #88]	@ (80061ec <TIM_OC2_SetConfig+0xe8>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d113      	bne.n	80061c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800619e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	40010000 	.word	0x40010000
 80061ec:	40010400 	.word	0x40010400

080061f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	69db      	ldr	r3, [r3, #28]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 0303 	bic.w	r3, r3, #3
 8006226:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006238:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	021b      	lsls	r3, r3, #8
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a21      	ldr	r2, [pc, #132]	@ (80062d0 <TIM_OC3_SetConfig+0xe0>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d003      	beq.n	8006256 <TIM_OC3_SetConfig+0x66>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a20      	ldr	r2, [pc, #128]	@ (80062d4 <TIM_OC3_SetConfig+0xe4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d10d      	bne.n	8006272 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800625c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	021b      	lsls	r3, r3, #8
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a16      	ldr	r2, [pc, #88]	@ (80062d0 <TIM_OC3_SetConfig+0xe0>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d003      	beq.n	8006282 <TIM_OC3_SetConfig+0x92>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <TIM_OC3_SetConfig+0xe4>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d113      	bne.n	80062aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006288:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006290:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	011b      	lsls	r3, r3, #4
 8006298:	693a      	ldr	r2, [r7, #16]
 800629a:	4313      	orrs	r3, r2
 800629c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	011b      	lsls	r3, r3, #4
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	685a      	ldr	r2, [r3, #4]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	621a      	str	r2, [r3, #32]
}
 80062c4:	bf00      	nop
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40010400 	.word	0x40010400

080062d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800630e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	021b      	lsls	r3, r3, #8
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	4313      	orrs	r3, r2
 800631a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	031b      	lsls	r3, r3, #12
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	4313      	orrs	r3, r2
 800632e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a12      	ldr	r2, [pc, #72]	@ (800637c <TIM_OC4_SetConfig+0xa4>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d003      	beq.n	8006340 <TIM_OC4_SetConfig+0x68>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a11      	ldr	r2, [pc, #68]	@ (8006380 <TIM_OC4_SetConfig+0xa8>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d109      	bne.n	8006354 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006346:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	695b      	ldr	r3, [r3, #20]
 800634c:	019b      	lsls	r3, r3, #6
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4313      	orrs	r3, r2
 8006352:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68fa      	ldr	r2, [r7, #12]
 800635e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	621a      	str	r2, [r3, #32]
}
 800636e:	bf00      	nop
 8006370:	371c      	adds	r7, #28
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	40010000 	.word	0x40010000
 8006380:	40010400 	.word	0x40010400

08006384 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063a0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f023 0307 	bic.w	r3, r3, #7
 80063b2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	693a      	ldr	r2, [r7, #16]
 80063c4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	2b70      	cmp	r3, #112	@ 0x70
 80063cc:	d01a      	beq.n	8006404 <TIM_SlaveTimer_SetConfig+0x80>
 80063ce:	2b70      	cmp	r3, #112	@ 0x70
 80063d0:	d860      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063d2:	2b60      	cmp	r3, #96	@ 0x60
 80063d4:	d054      	beq.n	8006480 <TIM_SlaveTimer_SetConfig+0xfc>
 80063d6:	2b60      	cmp	r3, #96	@ 0x60
 80063d8:	d85c      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063da:	2b50      	cmp	r3, #80	@ 0x50
 80063dc:	d046      	beq.n	800646c <TIM_SlaveTimer_SetConfig+0xe8>
 80063de:	2b50      	cmp	r3, #80	@ 0x50
 80063e0:	d858      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063e2:	2b40      	cmp	r3, #64	@ 0x40
 80063e4:	d019      	beq.n	800641a <TIM_SlaveTimer_SetConfig+0x96>
 80063e6:	2b40      	cmp	r3, #64	@ 0x40
 80063e8:	d854      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063ea:	2b30      	cmp	r3, #48	@ 0x30
 80063ec:	d055      	beq.n	800649a <TIM_SlaveTimer_SetConfig+0x116>
 80063ee:	2b30      	cmp	r3, #48	@ 0x30
 80063f0:	d850      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063f2:	2b20      	cmp	r3, #32
 80063f4:	d051      	beq.n	800649a <TIM_SlaveTimer_SetConfig+0x116>
 80063f6:	2b20      	cmp	r3, #32
 80063f8:	d84c      	bhi.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d04d      	beq.n	800649a <TIM_SlaveTimer_SetConfig+0x116>
 80063fe:	2b10      	cmp	r3, #16
 8006400:	d04b      	beq.n	800649a <TIM_SlaveTimer_SetConfig+0x116>
 8006402:	e047      	b.n	8006494 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006414:	f000 f9d1 	bl	80067ba <TIM_ETR_SetConfig>
      break;
 8006418:	e040      	b.n	800649c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b05      	cmp	r3, #5
 8006420:	d101      	bne.n	8006426 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e03b      	b.n	800649e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	6a1b      	ldr	r3, [r3, #32]
 800642c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6a1a      	ldr	r2, [r3, #32]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0201 	bic.w	r2, r2, #1
 800643c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800644c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	4313      	orrs	r3, r2
 8006458:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	621a      	str	r2, [r3, #32]
      break;
 800646a:	e017      	b.n	800649c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006478:	461a      	mov	r2, r3
 800647a:	f000 f889 	bl	8006590 <TIM_TI1_ConfigInputStage>
      break;
 800647e:	e00d      	b.n	800649c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800648c:	461a      	mov	r2, r3
 800648e:	f000 f8eb 	bl	8006668 <TIM_TI2_ConfigInputStage>
      break;
 8006492:	e003      	b.n	800649c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	75fb      	strb	r3, [r7, #23]
      break;
 8006498:	e000      	b.n	800649c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800649a:	bf00      	nop
  }

  return status;
 800649c:	7dfb      	ldrb	r3, [r7, #23]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b087      	sub	sp, #28
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
 80064b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	f023 0201 	bic.w	r2, r3, #1
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	4a28      	ldr	r2, [pc, #160]	@ (8006574 <TIM_TI1_SetConfig+0xcc>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d01b      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064dc:	d017      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	4a25      	ldr	r2, [pc, #148]	@ (8006578 <TIM_TI1_SetConfig+0xd0>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d013      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	4a24      	ldr	r2, [pc, #144]	@ (800657c <TIM_TI1_SetConfig+0xd4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00f      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	4a23      	ldr	r2, [pc, #140]	@ (8006580 <TIM_TI1_SetConfig+0xd8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00b      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	4a22      	ldr	r2, [pc, #136]	@ (8006584 <TIM_TI1_SetConfig+0xdc>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d007      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	4a21      	ldr	r2, [pc, #132]	@ (8006588 <TIM_TI1_SetConfig+0xe0>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d003      	beq.n	800650e <TIM_TI1_SetConfig+0x66>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4a20      	ldr	r2, [pc, #128]	@ (800658c <TIM_TI1_SetConfig+0xe4>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d101      	bne.n	8006512 <TIM_TI1_SetConfig+0x6a>
 800650e:	2301      	movs	r3, #1
 8006510:	e000      	b.n	8006514 <TIM_TI1_SetConfig+0x6c>
 8006512:	2300      	movs	r3, #0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d008      	beq.n	800652a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f023 0303 	bic.w	r3, r3, #3
 800651e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4313      	orrs	r3, r2
 8006526:	617b      	str	r3, [r7, #20]
 8006528:	e003      	b.n	8006532 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	f043 0301 	orr.w	r3, r3, #1
 8006530:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006538:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	b2db      	uxtb	r3, r3
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	4313      	orrs	r3, r2
 8006544:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f023 030a 	bic.w	r3, r3, #10
 800654c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f003 030a 	and.w	r3, r3, #10
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	697a      	ldr	r2, [r7, #20]
 800655e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	621a      	str	r2, [r3, #32]
}
 8006566:	bf00      	nop
 8006568:	371c      	adds	r7, #28
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40010000 	.word	0x40010000
 8006578:	40000400 	.word	0x40000400
 800657c:	40000800 	.word	0x40000800
 8006580:	40000c00 	.word	0x40000c00
 8006584:	40010400 	.word	0x40010400
 8006588:	40014000 	.word	0x40014000
 800658c:	40001800 	.word	0x40001800

08006590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6a1b      	ldr	r3, [r3, #32]
 80065a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	f023 0201 	bic.w	r2, r3, #1
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	011b      	lsls	r3, r3, #4
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f023 030a 	bic.w	r3, r3, #10
 80065cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	697a      	ldr	r2, [r7, #20]
 80065e0:	621a      	str	r2, [r3, #32]
}
 80065e2:	bf00      	nop
 80065e4:	371c      	adds	r7, #28
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b087      	sub	sp, #28
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	60f8      	str	r0, [r7, #12]
 80065f6:	60b9      	str	r1, [r7, #8]
 80065f8:	607a      	str	r2, [r7, #4]
 80065fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	f023 0210 	bic.w	r2, r3, #16
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800661a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	021b      	lsls	r3, r3, #8
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4313      	orrs	r3, r2
 8006624:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800662c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	031b      	lsls	r3, r3, #12
 8006632:	b29b      	uxth	r3, r3
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	4313      	orrs	r3, r2
 8006638:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006640:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	011b      	lsls	r3, r3, #4
 8006646:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	4313      	orrs	r3, r2
 800664e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	621a      	str	r2, [r3, #32]
}
 800665c:	bf00      	nop
 800665e:	371c      	adds	r7, #28
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006668:	b480      	push	{r7}
 800666a:	b087      	sub	sp, #28
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	f023 0210 	bic.w	r2, r3, #16
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	031b      	lsls	r3, r3, #12
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	4313      	orrs	r3, r2
 800669c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	011b      	lsls	r3, r3, #4
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	621a      	str	r2, [r3, #32]
}
 80066bc:	bf00      	nop
 80066be:	371c      	adds	r7, #28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b087      	sub	sp, #28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]
 80066d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	69db      	ldr	r3, [r3, #28]
 80066ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f023 0303 	bic.w	r3, r3, #3
 80066f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006704:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	011b      	lsls	r3, r3, #4
 800670a:	b2db      	uxtb	r3, r3
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	4313      	orrs	r3, r2
 8006710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006718:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	693a      	ldr	r2, [r7, #16]
 800672c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	621a      	str	r2, [r3, #32]
}
 8006734:	bf00      	nop
 8006736:	371c      	adds	r7, #28
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006740:	b480      	push	{r7}
 8006742:	b087      	sub	sp, #28
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]
 800674c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	69db      	ldr	r3, [r3, #28]
 8006764:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800676c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	021b      	lsls	r3, r3, #8
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	4313      	orrs	r3, r2
 8006776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800677e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	031b      	lsls	r3, r3, #12
 8006784:	b29b      	uxth	r3, r3
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	4313      	orrs	r3, r2
 800678a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006792:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	031b      	lsls	r3, r3, #12
 8006798:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	4313      	orrs	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	621a      	str	r2, [r3, #32]
}
 80067ae:	bf00      	nop
 80067b0:	371c      	adds	r7, #28
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067ba:	b480      	push	{r7}
 80067bc:	b087      	sub	sp, #28
 80067be:	af00      	add	r7, sp, #0
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
 80067c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	021a      	lsls	r2, r3, #8
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	431a      	orrs	r2, r3
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	697a      	ldr	r2, [r7, #20]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	609a      	str	r2, [r3, #8]
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b087      	sub	sp, #28
 80067fe:	af00      	add	r7, sp, #0
 8006800:	60f8      	str	r0, [r7, #12]
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f003 031f 	and.w	r3, r3, #31
 800680c:	2201      	movs	r2, #1
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a1a      	ldr	r2, [r3, #32]
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	43db      	mvns	r3, r3
 800681c:	401a      	ands	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6a1a      	ldr	r2, [r3, #32]
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f003 031f 	and.w	r3, r3, #31
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	fa01 f303 	lsl.w	r3, r1, r3
 8006832:	431a      	orrs	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	621a      	str	r2, [r3, #32]
}
 8006838:	bf00      	nop
 800683a:	371c      	adds	r7, #28
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006854:	2b01      	cmp	r3, #1
 8006856:	d101      	bne.n	800685c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006858:	2302      	movs	r3, #2
 800685a:	e05a      	b.n	8006912 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006882:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a21      	ldr	r2, [pc, #132]	@ (8006920 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d022      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a8:	d01d      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006924 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d018      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006928 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d013      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a1a      	ldr	r2, [pc, #104]	@ (800692c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d00e      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a18      	ldr	r2, [pc, #96]	@ (8006930 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d009      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a17      	ldr	r2, [pc, #92]	@ (8006934 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d004      	beq.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a15      	ldr	r2, [pc, #84]	@ (8006938 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d10c      	bne.n	8006900 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	40010000 	.word	0x40010000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00
 8006930:	40010400 	.word	0x40010400
 8006934:	40014000 	.word	0x40014000
 8006938:	40001800 	.word	0x40001800

0800693c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006946:	2300      	movs	r3, #0
 8006948:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006950:	2b01      	cmp	r3, #1
 8006952:	d101      	bne.n	8006958 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006954:	2302      	movs	r3, #2
 8006956:	e03d      	b.n	80069d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	4313      	orrs	r3, r2
 800697a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4313      	orrs	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	4313      	orrs	r3, r2
 80069c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3714      	adds	r7, #20
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069fc:	bf00      	nop
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a08:	b084      	sub	sp, #16
 8006a0a:	b580      	push	{r7, lr}
 8006a0c:	b084      	sub	sp, #16
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	f107 001c 	add.w	r0, r7, #28
 8006a16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d123      	bne.n	8006a6a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006a36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a3a:	687a      	ldr	r2, [r7, #4]
 8006a3c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d105      	bne.n	8006a5e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f9dc 	bl	8006e1c <USB_CoreReset>
 8006a64:	4603      	mov	r3, r0
 8006a66:	73fb      	strb	r3, [r7, #15]
 8006a68:	e01b      	b.n	8006aa2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f9d0 	bl	8006e1c <USB_CoreReset>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a80:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d106      	bne.n	8006a96 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	639a      	str	r2, [r3, #56]	@ 0x38
 8006a94:	e005      	b.n	8006aa2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006aa2:	7fbb      	ldrb	r3, [r7, #30]
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d10b      	bne.n	8006ac0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f043 0206 	orr.w	r2, r3, #6
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f043 0220 	orr.w	r2, r3, #32
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006acc:	b004      	add	sp, #16
 8006ace:	4770      	bx	lr

08006ad0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f043 0201 	orr.w	r2, r3, #1
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f023 0201 	bic.w	r2, r3, #1
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b30:	78fb      	ldrb	r3, [r7, #3]
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d115      	bne.n	8006b62 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b42:	200a      	movs	r0, #10
 8006b44:	f7fa fb98 	bl	8001278 <HAL_Delay>
      ms += 10U;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	330a      	adds	r3, #10
 8006b4c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f956 	bl	8006e00 <USB_GetMode>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d01e      	beq.n	8006b98 <USB_SetCurrentMode+0x84>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b5e:	d9f0      	bls.n	8006b42 <USB_SetCurrentMode+0x2e>
 8006b60:	e01a      	b.n	8006b98 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b62:	78fb      	ldrb	r3, [r7, #3]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d115      	bne.n	8006b94 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006b74:	200a      	movs	r0, #10
 8006b76:	f7fa fb7f 	bl	8001278 <HAL_Delay>
      ms += 10U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	330a      	adds	r3, #10
 8006b7e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f000 f93d 	bl	8006e00 <USB_GetMode>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <USB_SetCurrentMode+0x84>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006b90:	d9f0      	bls.n	8006b74 <USB_SetCurrentMode+0x60>
 8006b92:	e001      	b.n	8006b98 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e005      	b.n	8006ba4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2bc8      	cmp	r3, #200	@ 0xc8
 8006b9c:	d101      	bne.n	8006ba2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e000      	b.n	8006ba4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bc6:	d901      	bls.n	8006bcc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e01b      	b.n	8006c04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	daf2      	bge.n	8006bba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	019b      	lsls	r3, r3, #6
 8006bdc:	f043 0220 	orr.w	r2, r3, #32
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	3301      	adds	r3, #1
 8006be8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bf0:	d901      	bls.n	8006bf6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e006      	b.n	8006c04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	f003 0320 	and.w	r3, r3, #32
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	d0f0      	beq.n	8006be4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c28:	d901      	bls.n	8006c2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e018      	b.n	8006c60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	daf2      	bge.n	8006c1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2210      	movs	r2, #16
 8006c3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	3301      	adds	r3, #1
 8006c44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c4c:	d901      	bls.n	8006c52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e006      	b.n	8006c60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	f003 0310 	and.w	r3, r3, #16
 8006c5a:	2b10      	cmp	r3, #16
 8006c5c:	d0f0      	beq.n	8006c40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3714      	adds	r7, #20
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b089      	sub	sp, #36	@ 0x24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	4611      	mov	r1, r2
 8006c78:	461a      	mov	r2, r3
 8006c7a:	460b      	mov	r3, r1
 8006c7c:	71fb      	strb	r3, [r7, #7]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006c8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d123      	bne.n	8006cda <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006c92:	88bb      	ldrh	r3, [r7, #4]
 8006c94:	3303      	adds	r3, #3
 8006c96:	089b      	lsrs	r3, r3, #2
 8006c98:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	61bb      	str	r3, [r7, #24]
 8006c9e:	e018      	b.n	8006cd2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006ca0:	79fb      	ldrb	r3, [r7, #7]
 8006ca2:	031a      	lsls	r2, r3, #12
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	4413      	add	r3, r2
 8006ca8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cac:	461a      	mov	r2, r3
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d3e2      	bcc.n	8006ca0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3724      	adds	r7, #36	@ 0x24
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr

08006ce8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b08b      	sub	sp, #44	@ 0x2c
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006cfe:	88fb      	ldrh	r3, [r7, #6]
 8006d00:	089b      	lsrs	r3, r3, #2
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006d06:	88fb      	ldrh	r3, [r7, #6]
 8006d08:	f003 0303 	and.w	r3, r3, #3
 8006d0c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006d0e:	2300      	movs	r3, #0
 8006d10:	623b      	str	r3, [r7, #32]
 8006d12:	e014      	b.n	8006d3e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d22:	3301      	adds	r3, #1
 8006d24:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d28:	3301      	adds	r3, #1
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2e:	3301      	adds	r3, #1
 8006d30:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	3301      	adds	r3, #1
 8006d36:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006d38:	6a3b      	ldr	r3, [r7, #32]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	623b      	str	r3, [r7, #32]
 8006d3e:	6a3a      	ldr	r2, [r7, #32]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d3e6      	bcc.n	8006d14 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006d46:	8bfb      	ldrh	r3, [r7, #30]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01e      	beq.n	8006d8a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d56:	461a      	mov	r2, r3
 8006d58:	f107 0310 	add.w	r3, r7, #16
 8006d5c:	6812      	ldr	r2, [r2, #0]
 8006d5e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	6a3b      	ldr	r3, [r7, #32]
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	00db      	lsls	r3, r3, #3
 8006d68:	fa22 f303 	lsr.w	r3, r2, r3
 8006d6c:	b2da      	uxtb	r2, r3
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	701a      	strb	r2, [r3, #0]
      i++;
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	3301      	adds	r3, #1
 8006d76:	623b      	str	r3, [r7, #32]
      pDest++;
 8006d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006d7e:	8bfb      	ldrh	r3, [r7, #30]
 8006d80:	3b01      	subs	r3, #1
 8006d82:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006d84:	8bfb      	ldrh	r3, [r7, #30]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d1ea      	bne.n	8006d60 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	372c      	adds	r7, #44	@ 0x2c
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	4013      	ands	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006db0:	68fb      	ldr	r3, [r7, #12]
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3714      	adds	r7, #20
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr

08006dbe <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b085      	sub	sp, #20
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006dce:	78fb      	ldrb	r3, [r7, #3]
 8006dd0:	015a      	lsls	r2, r3, #5
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006dde:	78fb      	ldrb	r3, [r7, #3]
 8006de0:	015a      	lsls	r2, r3, #5
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4413      	add	r3, r2
 8006de6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	4013      	ands	r3, r2
 8006df0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006df2:	68bb      	ldr	r3, [r7, #8]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e24:	2300      	movs	r3, #0
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e34:	d901      	bls.n	8006e3a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e36:	2303      	movs	r3, #3
 8006e38:	e01b      	b.n	8006e72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	daf2      	bge.n	8006e28 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	f043 0201 	orr.w	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	3301      	adds	r3, #1
 8006e56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e5e:	d901      	bls.n	8006e64 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e006      	b.n	8006e72 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d0f0      	beq.n	8006e52 <USB_CoreReset+0x36>

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
	...

08006e80 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e80:	b084      	sub	sp, #16
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b086      	sub	sp, #24
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eaa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d119      	bne.n	8006f0a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d10a      	bne.n	8006ef4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006eec:	f043 0304 	orr.w	r3, r3, #4
 8006ef0:	6013      	str	r3, [r2, #0]
 8006ef2:	e014      	b.n	8006f1e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f02:	f023 0304 	bic.w	r3, r3, #4
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	e009      	b.n	8006f1e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006f18:	f023 0304 	bic.w	r3, r3, #4
 8006f1c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f1e:	2110      	movs	r1, #16
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff fe43 	bl	8006bac <USB_FlushTxFifo>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff fe6d 	bl	8006c10 <USB_FlushRxFifo>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f40:	2300      	movs	r3, #0
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	e015      	b.n	8006f72 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f52:	461a      	mov	r2, r3
 8006f54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f58:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	015a      	lsls	r2, r3, #5
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4413      	add	r3, r2
 8006f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f66:	461a      	mov	r2, r3
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	613b      	str	r3, [r7, #16]
 8006f72:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f76:	461a      	mov	r2, r3
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d3e3      	bcc.n	8006f46 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f8a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a18      	ldr	r2, [pc, #96]	@ (8006ff0 <USB_HostInit+0x170>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d10b      	bne.n	8006fac <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f9a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a15      	ldr	r2, [pc, #84]	@ (8006ff4 <USB_HostInit+0x174>)
 8006fa0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a14      	ldr	r2, [pc, #80]	@ (8006ff8 <USB_HostInit+0x178>)
 8006fa6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006faa:	e009      	b.n	8006fc0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2280      	movs	r2, #128	@ 0x80
 8006fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a11      	ldr	r2, [pc, #68]	@ (8006ffc <USB_HostInit+0x17c>)
 8006fb6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a11      	ldr	r2, [pc, #68]	@ (8007000 <USB_HostInit+0x180>)
 8006fbc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006fc0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d105      	bne.n	8006fd4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	f043 0210 	orr.w	r2, r3, #16
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	699a      	ldr	r2, [r3, #24]
 8006fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007004 <USB_HostInit+0x184>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3718      	adds	r7, #24
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fec:	b004      	add	sp, #16
 8006fee:	4770      	bx	lr
 8006ff0:	40040000 	.word	0x40040000
 8006ff4:	01000200 	.word	0x01000200
 8006ff8:	00e00300 	.word	0x00e00300
 8006ffc:	00600080 	.word	0x00600080
 8007000:	004000e0 	.word	0x004000e0
 8007004:	a3200008 	.word	0xa3200008

08007008 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	460b      	mov	r3, r1
 8007012:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007026:	f023 0303 	bic.w	r3, r3, #3
 800702a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	78fb      	ldrb	r3, [r7, #3]
 8007036:	f003 0303 	and.w	r3, r3, #3
 800703a:	68f9      	ldr	r1, [r7, #12]
 800703c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007040:	4313      	orrs	r3, r2
 8007042:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007044:	78fb      	ldrb	r3, [r7, #3]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d107      	bne.n	800705a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007050:	461a      	mov	r2, r3
 8007052:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007056:	6053      	str	r3, [r2, #4]
 8007058:	e00c      	b.n	8007074 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800705a:	78fb      	ldrb	r3, [r7, #3]
 800705c:	2b02      	cmp	r3, #2
 800705e:	d107      	bne.n	8007070 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007066:	461a      	mov	r2, r3
 8007068:	f241 7370 	movw	r3, #6000	@ 0x1770
 800706c:	6053      	str	r3, [r2, #4]
 800706e:	e001      	b.n	8007074 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e000      	b.n	8007076 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b084      	sub	sp, #16
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80070a2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070b0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80070b2:	2064      	movs	r0, #100	@ 0x64
 80070b4:	f7fa f8e0 	bl	8001278 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80070c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070c4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80070c6:	200a      	movs	r0, #10
 80070c8:	f7fa f8d6 	bl	8001278 <HAL_Delay>

  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b085      	sub	sp, #20
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	460b      	mov	r3, r1
 80070e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80070fa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d109      	bne.n	800711a <USB_DriveVbus+0x44>
 8007106:	78fb      	ldrb	r3, [r7, #3]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d106      	bne.n	800711a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007114:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007118:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007124:	d109      	bne.n	800713a <USB_DriveVbus+0x64>
 8007126:	78fb      	ldrb	r3, [r7, #3]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d106      	bne.n	800713a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007134:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007138:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	0c5b      	lsrs	r3, r3, #17
 8007166:	f003 0303 	and.w	r3, r3, #3
}
 800716a:	4618      	mov	r0, r3
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007176:	b480      	push	{r7}
 8007178:	b085      	sub	sp, #20
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	b29b      	uxth	r3, r3
}
 800718c:	4618      	mov	r0, r3
 800718e:	3714      	adds	r7, #20
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	4608      	mov	r0, r1
 80071a2:	4611      	mov	r1, r2
 80071a4:	461a      	mov	r2, r3
 80071a6:	4603      	mov	r3, r0
 80071a8:	70fb      	strb	r3, [r7, #3]
 80071aa:	460b      	mov	r3, r1
 80071ac:	70bb      	strb	r3, [r7, #2]
 80071ae:	4613      	mov	r3, r2
 80071b0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80071b2:	2300      	movs	r3, #0
 80071b4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80071ba:	78fb      	ldrb	r3, [r7, #3]
 80071bc:	015a      	lsls	r2, r3, #5
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	4413      	add	r3, r2
 80071c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c6:	461a      	mov	r2, r3
 80071c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071cc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80071ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80071d2:	2b03      	cmp	r3, #3
 80071d4:	d87c      	bhi.n	80072d0 <USB_HC_Init+0x138>
 80071d6:	a201      	add	r2, pc, #4	@ (adr r2, 80071dc <USB_HC_Init+0x44>)
 80071d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071dc:	080071ed 	.word	0x080071ed
 80071e0:	08007293 	.word	0x08007293
 80071e4:	080071ed 	.word	0x080071ed
 80071e8:	08007255 	.word	0x08007255
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80071ec:	78fb      	ldrb	r3, [r7, #3]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f8:	461a      	mov	r2, r3
 80071fa:	f240 439d 	movw	r3, #1181	@ 0x49d
 80071fe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007200:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007204:	2b00      	cmp	r3, #0
 8007206:	da10      	bge.n	800722a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007208:	78fb      	ldrb	r3, [r7, #3]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	4413      	add	r3, r2
 8007210:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	78fa      	ldrb	r2, [r7, #3]
 8007218:	0151      	lsls	r1, r2, #5
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	440a      	add	r2, r1
 800721e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007226:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007228:	e055      	b.n	80072d6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a6f      	ldr	r2, [pc, #444]	@ (80073ec <USB_HC_Init+0x254>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d151      	bne.n	80072d6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007232:	78fb      	ldrb	r3, [r7, #3]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	4413      	add	r3, r2
 800723a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	78fa      	ldrb	r2, [r7, #3]
 8007242:	0151      	lsls	r1, r2, #5
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	440a      	add	r2, r1
 8007248:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800724c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007250:	60d3      	str	r3, [r2, #12]
      break;
 8007252:	e040      	b.n	80072d6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007254:	78fb      	ldrb	r3, [r7, #3]
 8007256:	015a      	lsls	r2, r3, #5
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	4413      	add	r3, r2
 800725c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007260:	461a      	mov	r2, r3
 8007262:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007266:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007268:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800726c:	2b00      	cmp	r3, #0
 800726e:	da34      	bge.n	80072da <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007270:	78fb      	ldrb	r3, [r7, #3]
 8007272:	015a      	lsls	r2, r3, #5
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	4413      	add	r3, r2
 8007278:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	78fa      	ldrb	r2, [r7, #3]
 8007280:	0151      	lsls	r1, r2, #5
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	440a      	add	r2, r1
 8007286:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800728a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800728e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007290:	e023      	b.n	80072da <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	4413      	add	r3, r2
 800729a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800729e:	461a      	mov	r2, r3
 80072a0:	f240 2325 	movw	r3, #549	@ 0x225
 80072a4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80072a6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	da17      	bge.n	80072de <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80072ae:	78fb      	ldrb	r3, [r7, #3]
 80072b0:	015a      	lsls	r2, r3, #5
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	4413      	add	r3, r2
 80072b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	78fa      	ldrb	r2, [r7, #3]
 80072be:	0151      	lsls	r1, r2, #5
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	440a      	add	r2, r1
 80072c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072c8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80072cc:	60d3      	str	r3, [r2, #12]
      }
      break;
 80072ce:	e006      	b.n	80072de <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	77fb      	strb	r3, [r7, #31]
      break;
 80072d4:	e004      	b.n	80072e0 <USB_HC_Init+0x148>
      break;
 80072d6:	bf00      	nop
 80072d8:	e002      	b.n	80072e0 <USB_HC_Init+0x148>
      break;
 80072da:	bf00      	nop
 80072dc:	e000      	b.n	80072e0 <USB_HC_Init+0x148>
      break;
 80072de:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80072e0:	78fb      	ldrb	r3, [r7, #3]
 80072e2:	015a      	lsls	r2, r3, #5
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	4413      	add	r3, r2
 80072e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ec:	461a      	mov	r2, r3
 80072ee:	2300      	movs	r3, #0
 80072f0:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80072f2:	78fb      	ldrb	r3, [r7, #3]
 80072f4:	015a      	lsls	r2, r3, #5
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	4413      	add	r3, r2
 80072fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	78fa      	ldrb	r2, [r7, #3]
 8007302:	0151      	lsls	r1, r2, #5
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	440a      	add	r2, r1
 8007308:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800730c:	f043 0302 	orr.w	r3, r3, #2
 8007310:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007318:	699a      	ldr	r2, [r3, #24]
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	f003 030f 	and.w	r3, r3, #15
 8007320:	2101      	movs	r1, #1
 8007322:	fa01 f303 	lsl.w	r3, r1, r3
 8007326:	6939      	ldr	r1, [r7, #16]
 8007328:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800732c:	4313      	orrs	r3, r2
 800732e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800733c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007340:	2b00      	cmp	r3, #0
 8007342:	da03      	bge.n	800734c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007344:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007348:	61bb      	str	r3, [r7, #24]
 800734a:	e001      	b.n	8007350 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800734c:	2300      	movs	r3, #0
 800734e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7ff fef9 	bl	8007148 <USB_GetHostSpeed>
 8007356:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007358:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800735c:	2b02      	cmp	r3, #2
 800735e:	d106      	bne.n	800736e <USB_HC_Init+0x1d6>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d003      	beq.n	800736e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007366:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800736a:	617b      	str	r3, [r7, #20]
 800736c:	e001      	b.n	8007372 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800736e:	2300      	movs	r3, #0
 8007370:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007372:	787b      	ldrb	r3, [r7, #1]
 8007374:	059b      	lsls	r3, r3, #22
 8007376:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800737a:	78bb      	ldrb	r3, [r7, #2]
 800737c:	02db      	lsls	r3, r3, #11
 800737e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007382:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007384:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007388:	049b      	lsls	r3, r3, #18
 800738a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800738e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007390:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007392:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007396:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	431a      	orrs	r2, r3
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073a0:	78fa      	ldrb	r2, [r7, #3]
 80073a2:	0151      	lsls	r1, r2, #5
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	440a      	add	r2, r1
 80073a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80073ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80073b0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80073b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073b6:	2b03      	cmp	r3, #3
 80073b8:	d003      	beq.n	80073c2 <USB_HC_Init+0x22a>
 80073ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d10f      	bne.n	80073e2 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80073c2:	78fb      	ldrb	r3, [r7, #3]
 80073c4:	015a      	lsls	r2, r3, #5
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	4413      	add	r3, r2
 80073ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	78fa      	ldrb	r2, [r7, #3]
 80073d2:	0151      	lsls	r1, r2, #5
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	440a      	add	r2, r1
 80073d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073e0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80073e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3720      	adds	r7, #32
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	40040000 	.word	0x40040000

080073f0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08c      	sub	sp, #48	@ 0x30
 80073f4:	af02      	add	r7, sp, #8
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	785b      	ldrb	r3, [r3, #1]
 8007406:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007408:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800740c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	4a5d      	ldr	r2, [pc, #372]	@ (8007588 <USB_HC_StartXfer+0x198>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d12f      	bne.n	8007476 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007416:	79fb      	ldrb	r3, [r7, #7]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d11c      	bne.n	8007456 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	7c9b      	ldrb	r3, [r3, #18]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <USB_HC_StartXfer+0x3c>
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	7c9b      	ldrb	r3, [r3, #18]
 8007428:	2b02      	cmp	r3, #2
 800742a:	d124      	bne.n	8007476 <USB_HC_StartXfer+0x86>
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	799b      	ldrb	r3, [r3, #6]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d120      	bne.n	8007476 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	4413      	add	r3, r2
 800743c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	69fa      	ldr	r2, [r7, #28]
 8007444:	0151      	lsls	r1, r2, #5
 8007446:	6a3a      	ldr	r2, [r7, #32]
 8007448:	440a      	add	r2, r1
 800744a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800744e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007452:	60d3      	str	r3, [r2, #12]
 8007454:	e00f      	b.n	8007476 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	791b      	ldrb	r3, [r3, #4]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d10b      	bne.n	8007476 <USB_HC_StartXfer+0x86>
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	795b      	ldrb	r3, [r3, #5]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d107      	bne.n	8007476 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	785b      	ldrb	r3, [r3, #1]
 800746a:	4619      	mov	r1, r3
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 fb6b 	bl	8007b48 <USB_DoPing>
        return HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	e232      	b.n	80078dc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	799b      	ldrb	r3, [r3, #6]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d158      	bne.n	8007530 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800747e:	2301      	movs	r3, #1
 8007480:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	78db      	ldrb	r3, [r3, #3]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d007      	beq.n	800749a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800748a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	8a92      	ldrh	r2, [r2, #20]
 8007490:	fb03 f202 	mul.w	r2, r3, r2
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	61da      	str	r2, [r3, #28]
 8007498:	e07c      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	7c9b      	ldrb	r3, [r3, #18]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d130      	bne.n	8007504 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	2bbc      	cmp	r3, #188	@ 0xbc
 80074a8:	d918      	bls.n	80074dc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	8a9b      	ldrh	r3, [r3, #20]
 80074ae:	461a      	mov	r2, r3
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	69da      	ldr	r2, [r3, #28]
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d003      	beq.n	80074cc <USB_HC_StartXfer+0xdc>
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d103      	bne.n	80074d4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	2202      	movs	r2, #2
 80074d0:	60da      	str	r2, [r3, #12]
 80074d2:	e05f      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2201      	movs	r2, #1
 80074d8:	60da      	str	r2, [r3, #12]
 80074da:	e05b      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	6a1a      	ldr	r2, [r3, #32]
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d007      	beq.n	80074fc <USB_HC_StartXfer+0x10c>
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	d003      	beq.n	80074fc <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	2204      	movs	r2, #4
 80074f8:	60da      	str	r2, [r3, #12]
 80074fa:	e04b      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	2203      	movs	r2, #3
 8007500:	60da      	str	r2, [r3, #12]
 8007502:	e047      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007504:	79fb      	ldrb	r3, [r7, #7]
 8007506:	2b01      	cmp	r3, #1
 8007508:	d10d      	bne.n	8007526 <USB_HC_StartXfer+0x136>
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	6a1b      	ldr	r3, [r3, #32]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	8a92      	ldrh	r2, [r2, #20]
 8007512:	4293      	cmp	r3, r2
 8007514:	d907      	bls.n	8007526 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007516:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	8a92      	ldrh	r2, [r2, #20]
 800751c:	fb03 f202 	mul.w	r2, r3, r2
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	61da      	str	r2, [r3, #28]
 8007524:	e036      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	6a1a      	ldr	r2, [r3, #32]
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	61da      	str	r2, [r3, #28]
 800752e:	e031      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	6a1b      	ldr	r3, [r3, #32]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d018      	beq.n	800756a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	6a1b      	ldr	r3, [r3, #32]
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	8a92      	ldrh	r2, [r2, #20]
 8007540:	4413      	add	r3, r2
 8007542:	3b01      	subs	r3, #1
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	8a92      	ldrh	r2, [r2, #20]
 8007548:	fbb3 f3f2 	udiv	r3, r3, r2
 800754c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800754e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007550:	8b7b      	ldrh	r3, [r7, #26]
 8007552:	429a      	cmp	r2, r3
 8007554:	d90b      	bls.n	800756e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007556:	8b7b      	ldrh	r3, [r7, #26]
 8007558:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800755a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	8a92      	ldrh	r2, [r2, #20]
 8007560:	fb03 f202 	mul.w	r2, r3, r2
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	61da      	str	r2, [r3, #28]
 8007568:	e001      	b.n	800756e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800756a:	2301      	movs	r3, #1
 800756c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	78db      	ldrb	r3, [r3, #3]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00a      	beq.n	800758c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007576:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007578:	68ba      	ldr	r2, [r7, #8]
 800757a:	8a92      	ldrh	r2, [r2, #20]
 800757c:	fb03 f202 	mul.w	r2, r3, r2
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	61da      	str	r2, [r3, #28]
 8007584:	e006      	b.n	8007594 <USB_HC_StartXfer+0x1a4>
 8007586:	bf00      	nop
 8007588:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	6a1a      	ldr	r2, [r3, #32]
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	69db      	ldr	r3, [r3, #28]
 8007598:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800759c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800759e:	04d9      	lsls	r1, r3, #19
 80075a0:	4ba3      	ldr	r3, [pc, #652]	@ (8007830 <USB_HC_StartXfer+0x440>)
 80075a2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075a4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	7d9b      	ldrb	r3, [r3, #22]
 80075aa:	075b      	lsls	r3, r3, #29
 80075ac:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075b0:	69f9      	ldr	r1, [r7, #28]
 80075b2:	0148      	lsls	r0, r1, #5
 80075b4:	6a39      	ldr	r1, [r7, #32]
 80075b6:	4401      	add	r1, r0
 80075b8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80075bc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80075be:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80075c0:	79fb      	ldrb	r3, [r7, #7]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d009      	beq.n	80075da <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	6999      	ldr	r1, [r3, #24]
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	015a      	lsls	r2, r3, #5
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075d6:	460a      	mov	r2, r1
 80075d8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80075da:	6a3b      	ldr	r3, [r7, #32]
 80075dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f003 0301 	and.w	r3, r3, #1
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	bf0c      	ite	eq
 80075ea:	2301      	moveq	r3, #1
 80075ec:	2300      	movne	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	015a      	lsls	r2, r3, #5
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	4413      	add	r3, r2
 80075fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	69fa      	ldr	r2, [r7, #28]
 8007602:	0151      	lsls	r1, r2, #5
 8007604:	6a3a      	ldr	r2, [r7, #32]
 8007606:	440a      	add	r2, r1
 8007608:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800760c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007610:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	4413      	add	r3, r2
 800761a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	7e7b      	ldrb	r3, [r7, #25]
 8007622:	075b      	lsls	r3, r3, #29
 8007624:	69f9      	ldr	r1, [r7, #28]
 8007626:	0148      	lsls	r0, r1, #5
 8007628:	6a39      	ldr	r1, [r7, #32]
 800762a:	4401      	add	r1, r0
 800762c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007630:	4313      	orrs	r3, r2
 8007632:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	799b      	ldrb	r3, [r3, #6]
 8007638:	2b01      	cmp	r3, #1
 800763a:	f040 80c3 	bne.w	80077c4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	7c5b      	ldrb	r3, [r3, #17]
 8007642:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007648:	4313      	orrs	r3, r2
 800764a:	69fa      	ldr	r2, [r7, #28]
 800764c:	0151      	lsls	r1, r2, #5
 800764e:	6a3a      	ldr	r2, [r7, #32]
 8007650:	440a      	add	r2, r1
 8007652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007656:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800765a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	015a      	lsls	r2, r3, #5
 8007660:	6a3b      	ldr	r3, [r7, #32]
 8007662:	4413      	add	r3, r2
 8007664:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	69fa      	ldr	r2, [r7, #28]
 800766c:	0151      	lsls	r1, r2, #5
 800766e:	6a3a      	ldr	r2, [r7, #32]
 8007670:	440a      	add	r2, r1
 8007672:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007676:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800767a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	79db      	ldrb	r3, [r3, #7]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d123      	bne.n	80076cc <USB_HC_StartXfer+0x2dc>
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	78db      	ldrb	r3, [r3, #3]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d11f      	bne.n	80076cc <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	4413      	add	r3, r2
 8007694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	69fa      	ldr	r2, [r7, #28]
 800769c:	0151      	lsls	r1, r2, #5
 800769e:	6a3a      	ldr	r2, [r7, #32]
 80076a0:	440a      	add	r2, r1
 80076a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076aa:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	6a3b      	ldr	r3, [r7, #32]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	69fa      	ldr	r2, [r7, #28]
 80076bc:	0151      	lsls	r1, r2, #5
 80076be:	6a3a      	ldr	r2, [r7, #32]
 80076c0:	440a      	add	r2, r1
 80076c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076ca:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	7c9b      	ldrb	r3, [r3, #18]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d003      	beq.n	80076dc <USB_HC_StartXfer+0x2ec>
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	7c9b      	ldrb	r3, [r3, #18]
 80076d8:	2b03      	cmp	r3, #3
 80076da:	d117      	bne.n	800770c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d113      	bne.n	800770c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	78db      	ldrb	r3, [r3, #3]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d10f      	bne.n	800770c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	69fa      	ldr	r2, [r7, #28]
 80076fc:	0151      	lsls	r1, r2, #5
 80076fe:	6a3a      	ldr	r2, [r7, #32]
 8007700:	440a      	add	r2, r1
 8007702:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800770a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	7c9b      	ldrb	r3, [r3, #18]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d162      	bne.n	80077da <USB_HC_StartXfer+0x3ea>
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	78db      	ldrb	r3, [r3, #3]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d15e      	bne.n	80077da <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	3b01      	subs	r3, #1
 8007722:	2b03      	cmp	r3, #3
 8007724:	d858      	bhi.n	80077d8 <USB_HC_StartXfer+0x3e8>
 8007726:	a201      	add	r2, pc, #4	@ (adr r2, 800772c <USB_HC_StartXfer+0x33c>)
 8007728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772c:	0800773d 	.word	0x0800773d
 8007730:	0800775f 	.word	0x0800775f
 8007734:	08007781 	.word	0x08007781
 8007738:	080077a3 	.word	0x080077a3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	6a3b      	ldr	r3, [r7, #32]
 8007742:	4413      	add	r3, r2
 8007744:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	69fa      	ldr	r2, [r7, #28]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	6a3a      	ldr	r2, [r7, #32]
 8007750:	440a      	add	r2, r1
 8007752:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800775a:	6053      	str	r3, [r2, #4]
          break;
 800775c:	e03d      	b.n	80077da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	4413      	add	r3, r2
 8007766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	0151      	lsls	r1, r2, #5
 8007770:	6a3a      	ldr	r2, [r7, #32]
 8007772:	440a      	add	r2, r1
 8007774:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007778:	f043 030e 	orr.w	r3, r3, #14
 800777c:	6053      	str	r3, [r2, #4]
          break;
 800777e:	e02c      	b.n	80077da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	6a3b      	ldr	r3, [r7, #32]
 8007786:	4413      	add	r3, r2
 8007788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	6a3a      	ldr	r2, [r7, #32]
 8007794:	440a      	add	r2, r1
 8007796:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800779a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800779e:	6053      	str	r3, [r2, #4]
          break;
 80077a0:	e01b      	b.n	80077da <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	015a      	lsls	r2, r3, #5
 80077a6:	6a3b      	ldr	r3, [r7, #32]
 80077a8:	4413      	add	r3, r2
 80077aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	69fa      	ldr	r2, [r7, #28]
 80077b2:	0151      	lsls	r1, r2, #5
 80077b4:	6a3a      	ldr	r2, [r7, #32]
 80077b6:	440a      	add	r2, r1
 80077b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077c0:	6053      	str	r3, [r2, #4]
          break;
 80077c2:	e00a      	b.n	80077da <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077d0:	461a      	mov	r2, r3
 80077d2:	2300      	movs	r3, #0
 80077d4:	6053      	str	r3, [r2, #4]
 80077d6:	e000      	b.n	80077da <USB_HC_StartXfer+0x3ea>
          break;
 80077d8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80077f0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	78db      	ldrb	r3, [r3, #3]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d004      	beq.n	8007804 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007800:	613b      	str	r3, [r7, #16]
 8007802:	e003      	b.n	800780c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800780a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007812:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	015a      	lsls	r2, r3, #5
 8007818:	6a3b      	ldr	r3, [r7, #32]
 800781a:	4413      	add	r3, r2
 800781c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007820:	461a      	mov	r2, r3
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007826:	79fb      	ldrb	r3, [r7, #7]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d003      	beq.n	8007834 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	e055      	b.n	80078dc <USB_HC_StartXfer+0x4ec>
 8007830:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	78db      	ldrb	r3, [r3, #3]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d14e      	bne.n	80078da <USB_HC_StartXfer+0x4ea>
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d04a      	beq.n	80078da <USB_HC_StartXfer+0x4ea>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	79db      	ldrb	r3, [r3, #7]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d146      	bne.n	80078da <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	7c9b      	ldrb	r3, [r3, #18]
 8007850:	2b03      	cmp	r3, #3
 8007852:	d831      	bhi.n	80078b8 <USB_HC_StartXfer+0x4c8>
 8007854:	a201      	add	r2, pc, #4	@ (adr r2, 800785c <USB_HC_StartXfer+0x46c>)
 8007856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785a:	bf00      	nop
 800785c:	0800786d 	.word	0x0800786d
 8007860:	08007891 	.word	0x08007891
 8007864:	0800786d 	.word	0x0800786d
 8007868:	08007891 	.word	0x08007891
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	3303      	adds	r3, #3
 8007872:	089b      	lsrs	r3, r3, #2
 8007874:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007876:	8afa      	ldrh	r2, [r7, #22]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800787c:	b29b      	uxth	r3, r3
 800787e:	429a      	cmp	r2, r3
 8007880:	d91c      	bls.n	80078bc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	f043 0220 	orr.w	r2, r3, #32
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	619a      	str	r2, [r3, #24]
        }
        break;
 800788e:	e015      	b.n	80078bc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	3303      	adds	r3, #3
 8007896:	089b      	lsrs	r3, r3, #2
 8007898:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800789a:	8afa      	ldrh	r2, [r7, #22]
 800789c:	6a3b      	ldr	r3, [r7, #32]
 800789e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078a2:	691b      	ldr	r3, [r3, #16]
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d90a      	bls.n	80078c0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	699b      	ldr	r3, [r3, #24]
 80078ae:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80078b6:	e003      	b.n	80078c0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80078b8:	bf00      	nop
 80078ba:	e002      	b.n	80078c2 <USB_HC_StartXfer+0x4d2>
        break;
 80078bc:	bf00      	nop
 80078be:	e000      	b.n	80078c2 <USB_HC_StartXfer+0x4d2>
        break;
 80078c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	6999      	ldr	r1, [r3, #24]
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	785a      	ldrb	r2, [r3, #1]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	2000      	movs	r0, #0
 80078d2:	9000      	str	r0, [sp, #0]
 80078d4:	68f8      	ldr	r0, [r7, #12]
 80078d6:	f7ff f9c9 	bl	8006c6c <USB_WritePacket>
  }

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3728      	adds	r7, #40	@ 0x28
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078f6:	695b      	ldr	r3, [r3, #20]
 80078f8:	b29b      	uxth	r3, r3
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007906:	b480      	push	{r7}
 8007908:	b089      	sub	sp, #36	@ 0x24
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
 800790e:	460b      	mov	r3, r1
 8007910:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007916:	78fb      	ldrb	r3, [r7, #3]
 8007918:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800791a:	2300      	movs	r3, #0
 800791c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	4413      	add	r3, r2
 8007926:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	0c9b      	lsrs	r3, r3, #18
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	0fdb      	lsrs	r3, r3, #31
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	015a      	lsls	r2, r3, #5
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	4413      	add	r3, r2
 8007952:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	0fdb      	lsrs	r3, r3, #31
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 0320 	and.w	r3, r3, #32
 8007968:	2b20      	cmp	r3, #32
 800796a:	d10d      	bne.n	8007988 <USB_HC_Halt+0x82>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10a      	bne.n	8007988 <USB_HC_Halt+0x82>
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d005      	beq.n	8007984 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	2b01      	cmp	r3, #1
 800797c:	d002      	beq.n	8007984 <USB_HC_Halt+0x7e>
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	2b03      	cmp	r3, #3
 8007982:	d101      	bne.n	8007988 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	e0d8      	b.n	8007b3a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d002      	beq.n	8007994 <USB_HC_Halt+0x8e>
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	2b02      	cmp	r3, #2
 8007992:	d173      	bne.n	8007a7c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	015a      	lsls	r2, r3, #5
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	4413      	add	r3, r2
 800799c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	69ba      	ldr	r2, [r7, #24]
 80079a4:	0151      	lsls	r1, r2, #5
 80079a6:	69fa      	ldr	r2, [r7, #28]
 80079a8:	440a      	add	r2, r1
 80079aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079b2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f003 0320 	and.w	r3, r3, #32
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d14a      	bne.n	8007a56 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d133      	bne.n	8007a34 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	69ba      	ldr	r2, [r7, #24]
 80079dc:	0151      	lsls	r1, r2, #5
 80079de:	69fa      	ldr	r2, [r7, #28]
 80079e0:	440a      	add	r2, r1
 80079e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80079ea:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	015a      	lsls	r2, r3, #5
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	4413      	add	r3, r2
 80079f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	69ba      	ldr	r2, [r7, #24]
 80079fc:	0151      	lsls	r1, r2, #5
 80079fe:	69fa      	ldr	r2, [r7, #28]
 8007a00:	440a      	add	r2, r1
 8007a02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a0a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007a18:	d82e      	bhi.n	8007a78 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	015a      	lsls	r2, r3, #5
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	4413      	add	r3, r2
 8007a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a30:	d0ec      	beq.n	8007a0c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a32:	e081      	b.n	8007b38 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	015a      	lsls	r2, r3, #5
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	69ba      	ldr	r2, [r7, #24]
 8007a44:	0151      	lsls	r1, r2, #5
 8007a46:	69fa      	ldr	r2, [r7, #28]
 8007a48:	440a      	add	r2, r1
 8007a4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a52:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a54:	e070      	b.n	8007b38 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	015a      	lsls	r2, r3, #5
 8007a5a:	69fb      	ldr	r3, [r7, #28]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	69ba      	ldr	r2, [r7, #24]
 8007a66:	0151      	lsls	r1, r2, #5
 8007a68:	69fa      	ldr	r2, [r7, #28]
 8007a6a:	440a      	add	r2, r1
 8007a6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a74:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a76:	e05f      	b.n	8007b38 <USB_HC_Halt+0x232>
            break;
 8007a78:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007a7a:	e05d      	b.n	8007b38 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	015a      	lsls	r2, r3, #5
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69ba      	ldr	r2, [r7, #24]
 8007a8c:	0151      	lsls	r1, r2, #5
 8007a8e:	69fa      	ldr	r2, [r7, #28]
 8007a90:	440a      	add	r2, r1
 8007a92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a96:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a9a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d133      	bne.n	8007b14 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	015a      	lsls	r2, r3, #5
 8007ab0:	69fb      	ldr	r3, [r7, #28]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	0151      	lsls	r1, r2, #5
 8007abe:	69fa      	ldr	r2, [r7, #28]
 8007ac0:	440a      	add	r2, r1
 8007ac2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007aca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	015a      	lsls	r2, r3, #5
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	0151      	lsls	r1, r2, #5
 8007ade:	69fa      	ldr	r2, [r7, #28]
 8007ae0:	440a      	add	r2, r1
 8007ae2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ae6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007aea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	3301      	adds	r3, #1
 8007af0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007af8:	d81d      	bhi.n	8007b36 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	015a      	lsls	r2, r3, #5
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b10:	d0ec      	beq.n	8007aec <USB_HC_Halt+0x1e6>
 8007b12:	e011      	b.n	8007b38 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	015a      	lsls	r2, r3, #5
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	4413      	add	r3, r2
 8007b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69ba      	ldr	r2, [r7, #24]
 8007b24:	0151      	lsls	r1, r2, #5
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	440a      	add	r2, r1
 8007b2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b32:	6013      	str	r3, [r2, #0]
 8007b34:	e000      	b.n	8007b38 <USB_HC_Halt+0x232>
          break;
 8007b36:	bf00      	nop
    }
  }

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3724      	adds	r7, #36	@ 0x24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
	...

08007b48 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	460b      	mov	r3, r1
 8007b52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007b58:	78fb      	ldrb	r3, [r7, #3]
 8007b5a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	04da      	lsls	r2, r3, #19
 8007b64:	4b15      	ldr	r3, [pc, #84]	@ (8007bbc <USB_DoPing+0x74>)
 8007b66:	4013      	ands	r3, r2
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	0151      	lsls	r1, r2, #5
 8007b6c:	697a      	ldr	r2, [r7, #20]
 8007b6e:	440a      	add	r2, r1
 8007b70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b78:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	015a      	lsls	r2, r3, #5
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	4413      	add	r3, r2
 8007b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007b90:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b98:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	015a      	lsls	r2, r3, #5
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	1ff80000 	.word	0x1ff80000

08007bc0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b088      	sub	sp, #32
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7fe ff8c 	bl	8006af2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007bda:	2110      	movs	r1, #16
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f7fe ffe5 	bl	8006bac <USB_FlushTxFifo>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d001      	beq.n	8007bec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f7ff f80f 	bl	8006c10 <USB_FlushRxFifo>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d001      	beq.n	8007bfc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	61bb      	str	r3, [r7, #24]
 8007c00:	e01f      	b.n	8007c42 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c02:	69bb      	ldr	r3, [r7, #24]
 8007c04:	015a      	lsls	r2, r3, #5
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	4413      	add	r3, r2
 8007c0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c20:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c28:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c36:	461a      	mov	r2, r3
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	3301      	adds	r3, #1
 8007c40:	61bb      	str	r3, [r7, #24]
 8007c42:	69bb      	ldr	r3, [r7, #24]
 8007c44:	2b0f      	cmp	r3, #15
 8007c46:	d9dc      	bls.n	8007c02 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007c48:	2300      	movs	r3, #0
 8007c4a:	61bb      	str	r3, [r7, #24]
 8007c4c:	e034      	b.n	8007cb8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	015a      	lsls	r2, r3, #5
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	4413      	add	r3, r2
 8007c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c64:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	015a      	lsls	r2, r3, #5
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c82:	461a      	mov	r2, r3
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c94:	d80c      	bhi.n	8007cb0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	015a      	lsls	r2, r3, #5
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cac:	d0ec      	beq.n	8007c88 <USB_StopHost+0xc8>
 8007cae:	e000      	b.n	8007cb2 <USB_StopHost+0xf2>
        break;
 8007cb0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	61bb      	str	r3, [r7, #24]
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	2b0f      	cmp	r3, #15
 8007cbc:	d9c7      	bls.n	8007c4e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007cca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007cd2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f7fe fefb 	bl	8006ad0 <USB_EnableGlobalInt>

  return ret;
 8007cda:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3720      	adds	r7, #32
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007ce4:	b590      	push	{r4, r7, lr}
 8007ce6:	b089      	sub	sp, #36	@ 0x24
 8007ce8:	af04      	add	r7, sp, #16
 8007cea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007cec:	2301      	movs	r3, #1
 8007cee:	2202      	movs	r2, #2
 8007cf0:	2102      	movs	r1, #2
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fc85 	bl	8008602 <USBH_FindInterface>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007cfc:	7bfb      	ldrb	r3, [r7, #15]
 8007cfe:	2bff      	cmp	r3, #255	@ 0xff
 8007d00:	d002      	beq.n	8007d08 <USBH_CDC_InterfaceInit+0x24>
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d901      	bls.n	8007d0c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007d08:	2302      	movs	r3, #2
 8007d0a:	e13d      	b.n	8007f88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	4619      	mov	r1, r3
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fc5a 	bl	80085ca <USBH_SelectInterface>
 8007d16:	4603      	mov	r3, r0
 8007d18:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007d1a:	7bbb      	ldrb	r3, [r7, #14]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007d20:	2302      	movs	r3, #2
 8007d22:	e131      	b.n	8007f88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007d2a:	2050      	movs	r0, #80	@ 0x50
 8007d2c:	f002 fb64 	bl	800a3f8 <malloc>
 8007d30:	4603      	mov	r3, r0
 8007d32:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007d44:	2302      	movs	r3, #2
 8007d46:	e11f      	b.n	8007f88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007d48:	2250      	movs	r2, #80	@ 0x50
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	68b8      	ldr	r0, [r7, #8]
 8007d4e:	f002 fc11 	bl	800a574 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	211a      	movs	r1, #26
 8007d58:	fb01 f303 	mul.w	r3, r1, r3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	b25b      	sxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	da15      	bge.n	8007d96 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007d6a:	7bfb      	ldrb	r3, [r7, #15]
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	211a      	movs	r1, #26
 8007d70:	fb01 f303 	mul.w	r3, r1, r3
 8007d74:	4413      	add	r3, r2
 8007d76:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007d7a:	781a      	ldrb	r2, [r3, #0]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007d80:	7bfb      	ldrb	r3, [r7, #15]
 8007d82:	687a      	ldr	r2, [r7, #4]
 8007d84:	211a      	movs	r1, #26
 8007d86:	fb01 f303 	mul.w	r3, r1, r3
 8007d8a:	4413      	add	r3, r2
 8007d8c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007d90:	881a      	ldrh	r2, [r3, #0]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	785b      	ldrb	r3, [r3, #1]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f001 ffbe 	bl	8009d1e <USBH_AllocPipe>
 8007da2:	4603      	mov	r3, r0
 8007da4:	461a      	mov	r2, r3
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	7819      	ldrb	r1, [r3, #0]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	7858      	ldrb	r0, [r3, #1]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	8952      	ldrh	r2, [r2, #10]
 8007dc2:	9202      	str	r2, [sp, #8]
 8007dc4:	2203      	movs	r2, #3
 8007dc6:	9201      	str	r2, [sp, #4]
 8007dc8:	9300      	str	r3, [sp, #0]
 8007dca:	4623      	mov	r3, r4
 8007dcc:	4602      	mov	r2, r0
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f001 ff76 	bl	8009cc0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4619      	mov	r1, r3
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f002 fa85 	bl	800a2ec <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007de2:	2300      	movs	r3, #0
 8007de4:	2200      	movs	r2, #0
 8007de6:	210a      	movs	r1, #10
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 fc0a 	bl	8008602 <USBH_FindInterface>
 8007dee:	4603      	mov	r3, r0
 8007df0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007df2:	7bfb      	ldrb	r3, [r7, #15]
 8007df4:	2bff      	cmp	r3, #255	@ 0xff
 8007df6:	d002      	beq.n	8007dfe <USBH_CDC_InterfaceInit+0x11a>
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d901      	bls.n	8007e02 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e0c2      	b.n	8007f88 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007e02:	7bfb      	ldrb	r3, [r7, #15]
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	211a      	movs	r1, #26
 8007e08:	fb01 f303 	mul.w	r3, r1, r3
 8007e0c:	4413      	add	r3, r2
 8007e0e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	b25b      	sxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	da16      	bge.n	8007e48 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	211a      	movs	r1, #26
 8007e20:	fb01 f303 	mul.w	r3, r1, r3
 8007e24:	4413      	add	r3, r2
 8007e26:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e2a:	781a      	ldrb	r2, [r3, #0]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	211a      	movs	r1, #26
 8007e36:	fb01 f303 	mul.w	r3, r1, r3
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e40:	881a      	ldrh	r2, [r3, #0]
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	835a      	strh	r2, [r3, #26]
 8007e46:	e015      	b.n	8007e74 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	211a      	movs	r1, #26
 8007e4e:	fb01 f303 	mul.w	r3, r1, r3
 8007e52:	4413      	add	r3, r2
 8007e54:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007e58:	781a      	ldrb	r2, [r3, #0]
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007e5e:	7bfb      	ldrb	r3, [r7, #15]
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	211a      	movs	r1, #26
 8007e64:	fb01 f303 	mul.w	r3, r1, r3
 8007e68:	4413      	add	r3, r2
 8007e6a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007e6e:	881a      	ldrh	r2, [r3, #0]
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007e74:	7bfb      	ldrb	r3, [r7, #15]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	211a      	movs	r1, #26
 8007e7a:	fb01 f303 	mul.w	r3, r1, r3
 8007e7e:	4413      	add	r3, r2
 8007e80:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	b25b      	sxtb	r3, r3
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	da16      	bge.n	8007eba <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007e8c:	7bfb      	ldrb	r3, [r7, #15]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	211a      	movs	r1, #26
 8007e92:	fb01 f303 	mul.w	r3, r1, r3
 8007e96:	4413      	add	r3, r2
 8007e98:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007e9c:	781a      	ldrb	r2, [r3, #0]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ea2:	7bfb      	ldrb	r3, [r7, #15]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	211a      	movs	r1, #26
 8007ea8:	fb01 f303 	mul.w	r3, r1, r3
 8007eac:	4413      	add	r3, r2
 8007eae:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007eb2:	881a      	ldrh	r2, [r3, #0]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	835a      	strh	r2, [r3, #26]
 8007eb8:	e015      	b.n	8007ee6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007eba:	7bfb      	ldrb	r3, [r7, #15]
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	211a      	movs	r1, #26
 8007ec0:	fb01 f303 	mul.w	r3, r1, r3
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007eca:	781a      	ldrb	r2, [r3, #0]
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	211a      	movs	r1, #26
 8007ed6:	fb01 f303 	mul.w	r3, r1, r3
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007ee0:	881a      	ldrh	r2, [r3, #0]
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	7b9b      	ldrb	r3, [r3, #14]
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 ff16 	bl	8009d1e <USBH_AllocPipe>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	7bdb      	ldrb	r3, [r3, #15]
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f001 ff0c 	bl	8009d1e <USBH_AllocPipe>
 8007f06:	4603      	mov	r3, r0
 8007f08:	461a      	mov	r2, r3
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	7b59      	ldrb	r1, [r3, #13]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	7b98      	ldrb	r0, [r3, #14]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	8b12      	ldrh	r2, [r2, #24]
 8007f26:	9202      	str	r2, [sp, #8]
 8007f28:	2202      	movs	r2, #2
 8007f2a:	9201      	str	r2, [sp, #4]
 8007f2c:	9300      	str	r3, [sp, #0]
 8007f2e:	4623      	mov	r3, r4
 8007f30:	4602      	mov	r2, r0
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f001 fec4 	bl	8009cc0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	7b19      	ldrb	r1, [r3, #12]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	7bd8      	ldrb	r0, [r3, #15]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f4c:	68ba      	ldr	r2, [r7, #8]
 8007f4e:	8b52      	ldrh	r2, [r2, #26]
 8007f50:	9202      	str	r2, [sp, #8]
 8007f52:	2202      	movs	r2, #2
 8007f54:	9201      	str	r2, [sp, #4]
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	4623      	mov	r3, r4
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f001 feaf 	bl	8009cc0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2200      	movs	r2, #0
 8007f66:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	7b5b      	ldrb	r3, [r3, #13]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	4619      	mov	r1, r3
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f002 f9ba 	bl	800a2ec <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	7b1b      	ldrb	r3, [r3, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f002 f9b3 	bl	800a2ec <USBH_LL_SetToggle>

  return USBH_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3714      	adds	r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd90      	pop	{r4, r7, pc}

08007f90 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f9e:	69db      	ldr	r3, [r3, #28]
 8007fa0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00e      	beq.n	8007fc8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	4619      	mov	r1, r3
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f001 fea4 	bl	8009cfe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	4619      	mov	r1, r3
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f001 fecf 	bl	8009d60 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	7b1b      	ldrb	r3, [r3, #12]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00e      	beq.n	8007fee <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	7b1b      	ldrb	r3, [r3, #12]
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f001 fe91 	bl	8009cfe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	7b1b      	ldrb	r3, [r3, #12]
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f001 febc 	bl	8009d60 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	7b5b      	ldrb	r3, [r3, #13]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00e      	beq.n	8008014 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	7b5b      	ldrb	r3, [r3, #13]
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f001 fe7e 	bl	8009cfe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	7b5b      	ldrb	r3, [r3, #13]
 8008006:	4619      	mov	r1, r3
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f001 fea9 	bl	8009d60 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800801a:	69db      	ldr	r3, [r3, #28]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00b      	beq.n	8008038 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	4618      	mov	r0, r3
 800802a:	f002 f9ed 	bl	800a408 <free>
    phost->pActiveClass->pData = 0U;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008034:	2200      	movs	r2, #0
 8008036:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b084      	sub	sp, #16
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008050:	69db      	ldr	r3, [r3, #28]
 8008052:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3340      	adds	r3, #64	@ 0x40
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f8b1 	bl	80081c2 <GetLineCoding>
 8008060:	4603      	mov	r3, r0
 8008062:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008064:	7afb      	ldrb	r3, [r7, #11]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d105      	bne.n	8008076 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008070:	2102      	movs	r1, #2
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008076:	7afb      	ldrb	r3, [r7, #11]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008088:	2301      	movs	r3, #1
 800808a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800808c:	2300      	movs	r3, #0
 800808e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008096:	69db      	ldr	r3, [r3, #28]
 8008098:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80080a0:	2b04      	cmp	r3, #4
 80080a2:	d877      	bhi.n	8008194 <USBH_CDC_Process+0x114>
 80080a4:	a201      	add	r2, pc, #4	@ (adr r2, 80080ac <USBH_CDC_Process+0x2c>)
 80080a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080aa:	bf00      	nop
 80080ac:	080080c1 	.word	0x080080c1
 80080b0:	080080c7 	.word	0x080080c7
 80080b4:	080080f7 	.word	0x080080f7
 80080b8:	0800816b 	.word	0x0800816b
 80080bc:	08008179 	.word	0x08008179
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	73fb      	strb	r3, [r7, #15]
      break;
 80080c4:	e06d      	b.n	80081a2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f897 	bl	8008200 <SetLineCoding>
 80080d2:	4603      	mov	r3, r0
 80080d4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80080d6:	7bbb      	ldrb	r3, [r7, #14]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d104      	bne.n	80080e6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	2202      	movs	r2, #2
 80080e0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80080e4:	e058      	b.n	8008198 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80080e6:	7bbb      	ldrb	r3, [r7, #14]
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d055      	beq.n	8008198 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	2204      	movs	r2, #4
 80080f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80080f4:	e050      	b.n	8008198 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	3340      	adds	r3, #64	@ 0x40
 80080fa:	4619      	mov	r1, r3
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f860 	bl	80081c2 <GetLineCoding>
 8008102:	4603      	mov	r3, r0
 8008104:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008106:	7bbb      	ldrb	r3, [r7, #14]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d126      	bne.n	800815a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800811e:	791b      	ldrb	r3, [r3, #4]
 8008120:	429a      	cmp	r2, r3
 8008122:	d13b      	bne.n	800819c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800812e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008130:	429a      	cmp	r2, r3
 8008132:	d133      	bne.n	800819c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800813e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008140:	429a      	cmp	r2, r3
 8008142:	d12b      	bne.n	800819c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800814c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800814e:	429a      	cmp	r2, r3
 8008150:	d124      	bne.n	800819c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f958 	bl	8008408 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008158:	e020      	b.n	800819c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800815a:	7bbb      	ldrb	r3, [r7, #14]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d01d      	beq.n	800819c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	2204      	movs	r2, #4
 8008164:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008168:	e018      	b.n	800819c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f867 	bl	800823e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 f8da 	bl	800832a <CDC_ProcessReception>
      break;
 8008176:	e014      	b.n	80081a2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008178:	2100      	movs	r1, #0
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f001 f81a 	bl	80091b4 <USBH_ClrFeature>
 8008180:	4603      	mov	r3, r0
 8008182:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008184:	7bbb      	ldrb	r3, [r7, #14]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10a      	bne.n	80081a0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008192:	e005      	b.n	80081a0 <USBH_CDC_Process+0x120>

    default:
      break;
 8008194:	bf00      	nop
 8008196:	e004      	b.n	80081a2 <USBH_CDC_Process+0x122>
      break;
 8008198:	bf00      	nop
 800819a:	e002      	b.n	80081a2 <USBH_CDC_Process+0x122>
      break;
 800819c:	bf00      	nop
 800819e:	e000      	b.n	80081a2 <USBH_CDC_Process+0x122>
      break;
 80081a0:	bf00      	nop

  }

  return status;
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b083      	sub	sp, #12
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b082      	sub	sp, #8
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	22a1      	movs	r2, #161	@ 0xa1
 80081d0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2221      	movs	r2, #33	@ 0x21
 80081d6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2207      	movs	r2, #7
 80081e8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	2207      	movs	r2, #7
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f001 fb14 	bl	800981e <USBH_CtlReq>
 80081f6:	4603      	mov	r3, r0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2221      	movs	r2, #33	@ 0x21
 800820e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2220      	movs	r2, #32
 8008214:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2207      	movs	r2, #7
 8008226:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	2207      	movs	r2, #7
 800822c:	4619      	mov	r1, r3
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f001 faf5 	bl	800981e <USBH_CtlReq>
 8008234:	4603      	mov	r3, r0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}

0800823e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800823e:	b580      	push	{r7, lr}
 8008240:	b086      	sub	sp, #24
 8008242:	af02      	add	r7, sp, #8
 8008244:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008250:	2300      	movs	r3, #0
 8008252:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800825a:	2b01      	cmp	r3, #1
 800825c:	d002      	beq.n	8008264 <CDC_ProcessTransmission+0x26>
 800825e:	2b02      	cmp	r3, #2
 8008260:	d023      	beq.n	80082aa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008262:	e05e      	b.n	8008322 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	8b12      	ldrh	r2, [r2, #24]
 800826c:	4293      	cmp	r3, r2
 800826e:	d90b      	bls.n	8008288 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	69d9      	ldr	r1, [r3, #28]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	8b1a      	ldrh	r2, [r3, #24]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	7b5b      	ldrb	r3, [r3, #13]
 800827c:	2001      	movs	r0, #1
 800827e:	9000      	str	r0, [sp, #0]
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f001 fcda 	bl	8009c3a <USBH_BulkSendData>
 8008286:	e00b      	b.n	80082a0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008290:	b29a      	uxth	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	7b5b      	ldrb	r3, [r3, #13]
 8008296:	2001      	movs	r0, #1
 8008298:	9000      	str	r0, [sp, #0]
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f001 fccd 	bl	8009c3a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2202      	movs	r2, #2
 80082a4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80082a8:	e03b      	b.n	8008322 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	7b5b      	ldrb	r3, [r3, #13]
 80082ae:	4619      	mov	r1, r3
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f001 fff1 	bl	800a298 <USBH_LL_GetURBState>
 80082b6:	4603      	mov	r3, r0
 80082b8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80082ba:	7afb      	ldrb	r3, [r7, #11]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d128      	bne.n	8008312 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c4:	68fa      	ldr	r2, [r7, #12]
 80082c6:	8b12      	ldrh	r2, [r2, #24]
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d90e      	bls.n	80082ea <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	8b12      	ldrh	r2, [r2, #24]
 80082d4:	1a9a      	subs	r2, r3, r2
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	8b12      	ldrh	r2, [r2, #24]
 80082e2:	441a      	add	r2, r3
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	61da      	str	r2, [r3, #28]
 80082e8:	e002      	b.n	80082f0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2200      	movs	r2, #0
 80082ee:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d004      	beq.n	8008302 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008300:	e00e      	b.n	8008320 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 f868 	bl	80083e0 <USBH_CDC_TransmitCallback>
      break;
 8008310:	e006      	b.n	8008320 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008312:	7afb      	ldrb	r3, [r7, #11]
 8008314:	2b02      	cmp	r3, #2
 8008316:	d103      	bne.n	8008320 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008320:	bf00      	nop
  }
}
 8008322:	bf00      	nop
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b086      	sub	sp, #24
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008338:	69db      	ldr	r3, [r3, #28]
 800833a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800833c:	2300      	movs	r3, #0
 800833e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008346:	2b03      	cmp	r3, #3
 8008348:	d002      	beq.n	8008350 <CDC_ProcessReception+0x26>
 800834a:	2b04      	cmp	r3, #4
 800834c:	d00e      	beq.n	800836c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800834e:	e043      	b.n	80083d8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	6a19      	ldr	r1, [r3, #32]
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	8b5a      	ldrh	r2, [r3, #26]
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	7b1b      	ldrb	r3, [r3, #12]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 fc91 	bl	8009c84 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	2204      	movs	r2, #4
 8008366:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800836a:	e035      	b.n	80083d8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	7b1b      	ldrb	r3, [r3, #12]
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f001 ff90 	bl	800a298 <USBH_LL_GetURBState>
 8008378:	4603      	mov	r3, r0
 800837a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800837c:	7cfb      	ldrb	r3, [r7, #19]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d129      	bne.n	80083d6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	7b1b      	ldrb	r3, [r3, #12]
 8008386:	4619      	mov	r1, r3
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f001 fef3 	bl	800a174 <USBH_LL_GetLastXferSize>
 800838e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	429a      	cmp	r2, r3
 8008398:	d016      	beq.n	80083c8 <CDC_ProcessReception+0x9e>
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	8b5b      	ldrh	r3, [r3, #26]
 800839e:	461a      	mov	r2, r3
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d110      	bne.n	80083c8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	1ad2      	subs	r2, r2, r3
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	6a1a      	ldr	r2, [r3, #32]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	441a      	add	r2, r3
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	2203      	movs	r2, #3
 80083c2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80083c6:	e006      	b.n	80083d6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 f80f 	bl	80083f4 <USBH_CDC_ReceiveCallback>
      break;
 80083d6:	bf00      	nop
  }
}
 80083d8:	bf00      	nop
 80083da:	3718      	adds	r7, #24
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008410:	bf00      	nop
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	4613      	mov	r3, r2
 8008428:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008430:	2302      	movs	r3, #2
 8008432:	e029      	b.n	8008488 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	79fa      	ldrb	r2, [r7, #7]
 8008438:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2200      	movs	r2, #0
 8008448:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 f81f 	bl	8008490 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d003      	beq.n	8008480 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f001 fdc3 	bl	800a00c <USBH_LL_Init>

  return USBH_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b084      	sub	sp, #16
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008498:	2300      	movs	r3, #0
 800849a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800849c:	2300      	movs	r3, #0
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	e009      	b.n	80084b6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	33e0      	adds	r3, #224	@ 0xe0
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	2200      	movs	r2, #0
 80084ae:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	3301      	adds	r3, #1
 80084b4:	60fb      	str	r3, [r7, #12]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2b0f      	cmp	r3, #15
 80084ba:	d9f2      	bls.n	80084a2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80084bc:	2300      	movs	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e009      	b.n	80084d6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	4413      	add	r3, r2
 80084c8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80084cc:	2200      	movs	r2, #0
 80084ce:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3301      	adds	r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084dc:	d3f1      	bcc.n	80084c2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2240      	movs	r2, #64	@ 0x40
 8008502:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2201      	movs	r2, #1
 8008516:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	331c      	adds	r3, #28
 800852e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008532:	2100      	movs	r1, #0
 8008534:	4618      	mov	r0, r3
 8008536:	f002 f81d 	bl	800a574 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008544:	2100      	movs	r1, #0
 8008546:	4618      	mov	r0, r3
 8008548:	f002 f814 	bl	800a574 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008552:	2212      	movs	r2, #18
 8008554:	2100      	movs	r1, #0
 8008556:	4618      	mov	r0, r3
 8008558:	f002 f80c 	bl	800a574 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008562:	223e      	movs	r2, #62	@ 0x3e
 8008564:	2100      	movs	r1, #0
 8008566:	4618      	mov	r0, r3
 8008568:	f002 f804 	bl	800a574 <memset>

  return USBH_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008576:	b480      	push	{r7}
 8008578:	b085      	sub	sp, #20
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
 800857e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008580:	2300      	movs	r3, #0
 8008582:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d016      	beq.n	80085b8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10e      	bne.n	80085b2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800859a:	1c59      	adds	r1, r3, #1
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	33de      	adds	r3, #222	@ 0xde
 80085a6:	6839      	ldr	r1, [r7, #0]
 80085a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80085ac:	2300      	movs	r3, #0
 80085ae:	73fb      	strb	r3, [r7, #15]
 80085b0:	e004      	b.n	80085bc <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80085b2:	2302      	movs	r3, #2
 80085b4:	73fb      	strb	r3, [r7, #15]
 80085b6:	e001      	b.n	80085bc <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80085b8:	2302      	movs	r3, #2
 80085ba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3714      	adds	r7, #20
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr

080085ca <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b085      	sub	sp, #20
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	6078      	str	r0, [r7, #4]
 80085d2:	460b      	mov	r3, r1
 80085d4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80085e0:	78fa      	ldrb	r2, [r7, #3]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d204      	bcs.n	80085f0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80085ee:	e001      	b.n	80085f4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80085f0:	2302      	movs	r3, #2
 80085f2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80085f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008602:	b480      	push	{r7}
 8008604:	b087      	sub	sp, #28
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	4608      	mov	r0, r1
 800860c:	4611      	mov	r1, r2
 800860e:	461a      	mov	r2, r3
 8008610:	4603      	mov	r3, r0
 8008612:	70fb      	strb	r3, [r7, #3]
 8008614:	460b      	mov	r3, r1
 8008616:	70bb      	strb	r3, [r7, #2]
 8008618:	4613      	mov	r3, r2
 800861a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800861c:	2300      	movs	r3, #0
 800861e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008620:	2300      	movs	r3, #0
 8008622:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800862a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800862c:	e025      	b.n	800867a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800862e:	7dfb      	ldrb	r3, [r7, #23]
 8008630:	221a      	movs	r2, #26
 8008632:	fb02 f303 	mul.w	r3, r2, r3
 8008636:	3308      	adds	r3, #8
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	4413      	add	r3, r2
 800863c:	3302      	adds	r3, #2
 800863e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	795b      	ldrb	r3, [r3, #5]
 8008644:	78fa      	ldrb	r2, [r7, #3]
 8008646:	429a      	cmp	r2, r3
 8008648:	d002      	beq.n	8008650 <USBH_FindInterface+0x4e>
 800864a:	78fb      	ldrb	r3, [r7, #3]
 800864c:	2bff      	cmp	r3, #255	@ 0xff
 800864e:	d111      	bne.n	8008674 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008654:	78ba      	ldrb	r2, [r7, #2]
 8008656:	429a      	cmp	r2, r3
 8008658:	d002      	beq.n	8008660 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800865a:	78bb      	ldrb	r3, [r7, #2]
 800865c:	2bff      	cmp	r3, #255	@ 0xff
 800865e:	d109      	bne.n	8008674 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008664:	787a      	ldrb	r2, [r7, #1]
 8008666:	429a      	cmp	r2, r3
 8008668:	d002      	beq.n	8008670 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800866a:	787b      	ldrb	r3, [r7, #1]
 800866c:	2bff      	cmp	r3, #255	@ 0xff
 800866e:	d101      	bne.n	8008674 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008670:	7dfb      	ldrb	r3, [r7, #23]
 8008672:	e006      	b.n	8008682 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008674:	7dfb      	ldrb	r3, [r7, #23]
 8008676:	3301      	adds	r3, #1
 8008678:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800867a:	7dfb      	ldrb	r3, [r7, #23]
 800867c:	2b01      	cmp	r3, #1
 800867e:	d9d6      	bls.n	800862e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008680:	23ff      	movs	r3, #255	@ 0xff
}
 8008682:	4618      	mov	r0, r3
 8008684:	371c      	adds	r7, #28
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b082      	sub	sp, #8
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f001 fcf4 	bl	800a084 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800869c:	2101      	movs	r1, #1
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 fe0d 	bl	800a2be <USBH_LL_DriverVBUS>

  return USBH_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b088      	sub	sp, #32
 80086b4:	af04      	add	r7, sp, #16
 80086b6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80086b8:	2302      	movs	r3, #2
 80086ba:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80086bc:	2300      	movs	r3, #0
 80086be:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d102      	bne.n	80086d2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2203      	movs	r2, #3
 80086d0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b0b      	cmp	r3, #11
 80086da:	f200 81bb 	bhi.w	8008a54 <USBH_Process+0x3a4>
 80086de:	a201      	add	r2, pc, #4	@ (adr r2, 80086e4 <USBH_Process+0x34>)
 80086e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e4:	08008715 	.word	0x08008715
 80086e8:	08008747 	.word	0x08008747
 80086ec:	080087af 	.word	0x080087af
 80086f0:	080089ef 	.word	0x080089ef
 80086f4:	08008a55 	.word	0x08008a55
 80086f8:	0800884f 	.word	0x0800884f
 80086fc:	08008995 	.word	0x08008995
 8008700:	08008885 	.word	0x08008885
 8008704:	080088a5 	.word	0x080088a5
 8008708:	080088c3 	.word	0x080088c3
 800870c:	08008907 	.word	0x08008907
 8008710:	080089d7 	.word	0x080089d7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800871a:	b2db      	uxtb	r3, r3
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 819b 	beq.w	8008a58 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2201      	movs	r2, #1
 8008726:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008728:	20c8      	movs	r0, #200	@ 0xc8
 800872a:	f001 fe12 	bl	800a352 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f001 fd05 	bl	800a13e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008744:	e188      	b.n	8008a58 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800874c:	2b01      	cmp	r3, #1
 800874e:	d107      	bne.n	8008760 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2202      	movs	r2, #2
 800875c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800875e:	e18a      	b.n	8008a76 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008766:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800876a:	d914      	bls.n	8008796 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008772:	3301      	adds	r3, #1
 8008774:	b2da      	uxtb	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008782:	2b03      	cmp	r3, #3
 8008784:	d903      	bls.n	800878e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	220d      	movs	r2, #13
 800878a:	701a      	strb	r2, [r3, #0]
      break;
 800878c:	e173      	b.n	8008a76 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	701a      	strb	r2, [r3, #0]
      break;
 8008794:	e16f      	b.n	8008a76 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800879c:	f103 020a 	add.w	r2, r3, #10
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80087a6:	200a      	movs	r0, #10
 80087a8:	f001 fdd3 	bl	800a352 <USBH_Delay>
      break;
 80087ac:	e163      	b.n	8008a76 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d005      	beq.n	80087c4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80087be:	2104      	movs	r1, #4
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80087c4:	2064      	movs	r0, #100	@ 0x64
 80087c6:	f001 fdc4 	bl	800a352 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f001 fc90 	bl	800a0f0 <USBH_LL_GetSpeed>
 80087d0:	4603      	mov	r3, r0
 80087d2:	461a      	mov	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2205      	movs	r2, #5
 80087de:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80087e0:	2100      	movs	r1, #0
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f001 fa9b 	bl	8009d1e <USBH_AllocPipe>
 80087e8:	4603      	mov	r3, r0
 80087ea:	461a      	mov	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80087f0:	2180      	movs	r1, #128	@ 0x80
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 fa93 	bl	8009d1e <USBH_AllocPipe>
 80087f8:	4603      	mov	r3, r0
 80087fa:	461a      	mov	r2, r3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	7919      	ldrb	r1, [r3, #4]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008814:	9202      	str	r2, [sp, #8]
 8008816:	2200      	movs	r2, #0
 8008818:	9201      	str	r2, [sp, #4]
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	4603      	mov	r3, r0
 800881e:	2280      	movs	r2, #128	@ 0x80
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f001 fa4d 	bl	8009cc0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	7959      	ldrb	r1, [r3, #5]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800883a:	9202      	str	r2, [sp, #8]
 800883c:	2200      	movs	r2, #0
 800883e:	9201      	str	r2, [sp, #4]
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	4603      	mov	r3, r0
 8008844:	2200      	movs	r2, #0
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f001 fa3a 	bl	8009cc0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800884c:	e113      	b.n	8008a76 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f916 	bl	8008a80 <USBH_HandleEnum>
 8008854:	4603      	mov	r3, r0
 8008856:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008858:	7bbb      	ldrb	r3, [r7, #14]
 800885a:	b2db      	uxtb	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	f040 80fd 	bne.w	8008a5c <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008870:	2b01      	cmp	r3, #1
 8008872:	d103      	bne.n	800887c <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2208      	movs	r2, #8
 8008878:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800887a:	e0ef      	b.n	8008a5c <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2207      	movs	r2, #7
 8008880:	701a      	strb	r2, [r3, #0]
      break;
 8008882:	e0eb      	b.n	8008a5c <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 80e8 	beq.w	8008a60 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008896:	2101      	movs	r1, #1
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2208      	movs	r2, #8
 80088a0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80088a2:	e0dd      	b.n	8008a60 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80088aa:	4619      	mov	r1, r3
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 fc3a 	bl	8009126 <USBH_SetCfg>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f040 80d5 	bne.w	8008a64 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2209      	movs	r2, #9
 80088be:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80088c0:	e0d0      	b.n	8008a64 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80088c8:	f003 0320 	and.w	r3, r3, #32
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d016      	beq.n	80088fe <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80088d0:	2101      	movs	r1, #1
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fc4a 	bl	800916c <USBH_SetFeature>
 80088d8:	4603      	mov	r3, r0
 80088da:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80088dc:	7bbb      	ldrb	r3, [r7, #14]
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d103      	bne.n	80088ec <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	220a      	movs	r2, #10
 80088e8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80088ea:	e0bd      	b.n	8008a68 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 80088ec:	7bbb      	ldrb	r3, [r7, #14]
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b03      	cmp	r3, #3
 80088f2:	f040 80b9 	bne.w	8008a68 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	220a      	movs	r2, #10
 80088fa:	701a      	strb	r2, [r3, #0]
      break;
 80088fc:	e0b4      	b.n	8008a68 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	220a      	movs	r2, #10
 8008902:	701a      	strb	r2, [r3, #0]
      break;
 8008904:	e0b0      	b.n	8008a68 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 80ad 	beq.w	8008a6c <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800891a:	2300      	movs	r3, #0
 800891c:	73fb      	strb	r3, [r7, #15]
 800891e:	e016      	b.n	800894e <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008920:	7bfa      	ldrb	r2, [r7, #15]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	32de      	adds	r2, #222	@ 0xde
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	791a      	ldrb	r2, [r3, #4]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008932:	429a      	cmp	r2, r3
 8008934:	d108      	bne.n	8008948 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008936:	7bfa      	ldrb	r2, [r7, #15]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	32de      	adds	r2, #222	@ 0xde
 800893c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008946:	e005      	b.n	8008954 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008948:	7bfb      	ldrb	r3, [r7, #15]
 800894a:	3301      	adds	r3, #1
 800894c:	73fb      	strb	r3, [r7, #15]
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d0e5      	beq.n	8008920 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800895a:	2b00      	cmp	r3, #0
 800895c:	d016      	beq.n	800898c <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	4798      	blx	r3
 800896a:	4603      	mov	r3, r0
 800896c:	2b00      	cmp	r3, #0
 800896e:	d109      	bne.n	8008984 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2206      	movs	r2, #6
 8008974:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800897c:	2103      	movs	r1, #3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008982:	e073      	b.n	8008a6c <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	220d      	movs	r2, #13
 8008988:	701a      	strb	r2, [r3, #0]
      break;
 800898a:	e06f      	b.n	8008a6c <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	220d      	movs	r2, #13
 8008990:	701a      	strb	r2, [r3, #0]
      break;
 8008992:	e06b      	b.n	8008a6c <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800899a:	2b00      	cmp	r3, #0
 800899c:	d017      	beq.n	80089ce <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	4798      	blx	r3
 80089aa:	4603      	mov	r3, r0
 80089ac:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80089ae:	7bbb      	ldrb	r3, [r7, #14]
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d103      	bne.n	80089be <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	220b      	movs	r2, #11
 80089ba:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089bc:	e058      	b.n	8008a70 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80089be:	7bbb      	ldrb	r3, [r7, #14]
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d154      	bne.n	8008a70 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	220d      	movs	r2, #13
 80089ca:	701a      	strb	r2, [r3, #0]
      break;
 80089cc:	e050      	b.n	8008a70 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	220d      	movs	r2, #13
 80089d2:	701a      	strb	r2, [r3, #0]
      break;
 80089d4:	e04c      	b.n	8008a70 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d049      	beq.n	8008a74 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089e6:	695b      	ldr	r3, [r3, #20]
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	4798      	blx	r3
      }
      break;
 80089ec:	e042      	b.n	8008a74 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7ff fd4a 	bl	8008490 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d009      	beq.n	8008a1a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a0c:	68db      	ldr	r3, [r3, #12]
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d005      	beq.n	8008a30 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a2a:	2105      	movs	r1, #5
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d107      	bne.n	8008a4c <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f7ff fe22 	bl	800868e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a4a:	e014      	b.n	8008a76 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f001 fb19 	bl	800a084 <USBH_LL_Start>
      break;
 8008a52:	e010      	b.n	8008a76 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008a54:	bf00      	nop
 8008a56:	e00e      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a58:	bf00      	nop
 8008a5a:	e00c      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a5c:	bf00      	nop
 8008a5e:	e00a      	b.n	8008a76 <USBH_Process+0x3c6>
    break;
 8008a60:	bf00      	nop
 8008a62:	e008      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a64:	bf00      	nop
 8008a66:	e006      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a68:	bf00      	nop
 8008a6a:	e004      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a6c:	bf00      	nop
 8008a6e:	e002      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a70:	bf00      	nop
 8008a72:	e000      	b.n	8008a76 <USBH_Process+0x3c6>
      break;
 8008a74:	bf00      	nop
  }
  return USBH_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b088      	sub	sp, #32
 8008a84:	af04      	add	r7, sp, #16
 8008a86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	785b      	ldrb	r3, [r3, #1]
 8008a94:	2b07      	cmp	r3, #7
 8008a96:	f200 81bd 	bhi.w	8008e14 <USBH_HandleEnum+0x394>
 8008a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa0 <USBH_HandleEnum+0x20>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008ac1 	.word	0x08008ac1
 8008aa4:	08008b7b 	.word	0x08008b7b
 8008aa8:	08008be5 	.word	0x08008be5
 8008aac:	08008c6f 	.word	0x08008c6f
 8008ab0:	08008cd9 	.word	0x08008cd9
 8008ab4:	08008d49 	.word	0x08008d49
 8008ab8:	08008d8f 	.word	0x08008d8f
 8008abc:	08008dd5 	.word	0x08008dd5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008ac0:	2108      	movs	r1, #8
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 fa4c 	bl	8008f60 <USBH_Get_DevDesc>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008acc:	7bbb      	ldrb	r3, [r7, #14]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d12e      	bne.n	8008b30 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	7919      	ldrb	r1, [r3, #4]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008af6:	9202      	str	r2, [sp, #8]
 8008af8:	2200      	movs	r2, #0
 8008afa:	9201      	str	r2, [sp, #4]
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	4603      	mov	r3, r0
 8008b00:	2280      	movs	r2, #128	@ 0x80
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f001 f8dc 	bl	8009cc0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7959      	ldrb	r1, [r3, #5]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b18:	687a      	ldr	r2, [r7, #4]
 8008b1a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b1c:	9202      	str	r2, [sp, #8]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	9201      	str	r2, [sp, #4]
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	4603      	mov	r3, r0
 8008b26:	2200      	movs	r2, #0
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f001 f8c9 	bl	8009cc0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b2e:	e173      	b.n	8008e18 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b30:	7bbb      	ldrb	r3, [r7, #14]
 8008b32:	2b03      	cmp	r3, #3
 8008b34:	f040 8170 	bne.w	8008e18 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b3e:	3301      	adds	r3, #1
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008b4e:	2b03      	cmp	r3, #3
 8008b50:	d903      	bls.n	8008b5a <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	220d      	movs	r2, #13
 8008b56:	701a      	strb	r2, [r3, #0]
      break;
 8008b58:	e15e      	b.n	8008e18 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	795b      	ldrb	r3, [r3, #5]
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f001 f8fd 	bl	8009d60 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	791b      	ldrb	r3, [r3, #4]
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f001 f8f7 	bl	8009d60 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	701a      	strb	r2, [r3, #0]
      break;
 8008b78:	e14e      	b.n	8008e18 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b7a:	2112      	movs	r1, #18
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f9ef 	bl	8008f60 <USBH_Get_DevDesc>
 8008b82:	4603      	mov	r3, r0
 8008b84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b86:	7bbb      	ldrb	r3, [r7, #14]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d103      	bne.n	8008b94 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2202      	movs	r2, #2
 8008b90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b92:	e143      	b.n	8008e1c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b94:	7bbb      	ldrb	r3, [r7, #14]
 8008b96:	2b03      	cmp	r3, #3
 8008b98:	f040 8140 	bne.w	8008e1c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ba2:	3301      	adds	r3, #1
 8008ba4:	b2da      	uxtb	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008bb2:	2b03      	cmp	r3, #3
 8008bb4:	d903      	bls.n	8008bbe <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	220d      	movs	r2, #13
 8008bba:	701a      	strb	r2, [r3, #0]
      break;
 8008bbc:	e12e      	b.n	8008e1c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	795b      	ldrb	r3, [r3, #5]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f001 f8cb 	bl	8009d60 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	791b      	ldrb	r3, [r3, #4]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 f8c5 	bl	8009d60 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	701a      	strb	r2, [r3, #0]
      break;
 8008be2:	e11b      	b.n	8008e1c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008be4:	2101      	movs	r1, #1
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 fa79 	bl	80090de <USBH_SetAddress>
 8008bec:	4603      	mov	r3, r0
 8008bee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bf0:	7bbb      	ldrb	r3, [r7, #14]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d130      	bne.n	8008c58 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008bf6:	2002      	movs	r0, #2
 8008bf8:	f001 fbab 	bl	800a352 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2203      	movs	r2, #3
 8008c08:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	7919      	ldrb	r1, [r3, #4]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c1e:	9202      	str	r2, [sp, #8]
 8008c20:	2200      	movs	r2, #0
 8008c22:	9201      	str	r2, [sp, #4]
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	4603      	mov	r3, r0
 8008c28:	2280      	movs	r2, #128	@ 0x80
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f001 f848 	bl	8009cc0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	7959      	ldrb	r1, [r3, #5]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c44:	9202      	str	r2, [sp, #8]
 8008c46:	2200      	movs	r2, #0
 8008c48:	9201      	str	r2, [sp, #4]
 8008c4a:	9300      	str	r3, [sp, #0]
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2200      	movs	r2, #0
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f001 f835 	bl	8009cc0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c56:	e0e3      	b.n	8008e20 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c58:	7bbb      	ldrb	r3, [r7, #14]
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	f040 80e0 	bne.w	8008e20 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	220d      	movs	r2, #13
 8008c64:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	705a      	strb	r2, [r3, #1]
      break;
 8008c6c:	e0d8      	b.n	8008e20 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c6e:	2109      	movs	r1, #9
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f9a1 	bl	8008fb8 <USBH_Get_CfgDesc>
 8008c76:	4603      	mov	r3, r0
 8008c78:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c7a:	7bbb      	ldrb	r3, [r7, #14]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d103      	bne.n	8008c88 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2204      	movs	r2, #4
 8008c84:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c86:	e0cd      	b.n	8008e24 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	f040 80ca 	bne.w	8008e24 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c96:	3301      	adds	r3, #1
 8008c98:	b2da      	uxtb	r2, r3
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ca6:	2b03      	cmp	r3, #3
 8008ca8:	d903      	bls.n	8008cb2 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	220d      	movs	r2, #13
 8008cae:	701a      	strb	r2, [r3, #0]
      break;
 8008cb0:	e0b8      	b.n	8008e24 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	795b      	ldrb	r3, [r3, #5]
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f001 f851 	bl	8009d60 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	791b      	ldrb	r3, [r3, #4]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f001 f84b 	bl	8009d60 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	701a      	strb	r2, [r3, #0]
      break;
 8008cd6:	e0a5      	b.n	8008e24 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f969 	bl	8008fb8 <USBH_Get_CfgDesc>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008cea:	7bbb      	ldrb	r3, [r7, #14]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d103      	bne.n	8008cf8 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2205      	movs	r2, #5
 8008cf4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008cf6:	e097      	b.n	8008e28 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cf8:	7bbb      	ldrb	r3, [r7, #14]
 8008cfa:	2b03      	cmp	r3, #3
 8008cfc:	f040 8094 	bne.w	8008e28 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d06:	3301      	adds	r3, #1
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d903      	bls.n	8008d22 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	220d      	movs	r2, #13
 8008d1e:	701a      	strb	r2, [r3, #0]
      break;
 8008d20:	e082      	b.n	8008e28 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	795b      	ldrb	r3, [r3, #5]
 8008d26:	4619      	mov	r1, r3
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f001 f819 	bl	8009d60 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	791b      	ldrb	r3, [r3, #4]
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f001 f813 	bl	8009d60 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	701a      	strb	r2, [r3, #0]
      break;
 8008d46:	e06f      	b.n	8008e28 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d019      	beq.n	8008d86 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d5e:	23ff      	movs	r3, #255	@ 0xff
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 f953 	bl	800900c <USBH_Get_StringDesc>
 8008d66:	4603      	mov	r3, r0
 8008d68:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d6a:	7bbb      	ldrb	r3, [r7, #14]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d103      	bne.n	8008d78 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2206      	movs	r2, #6
 8008d74:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d76:	e059      	b.n	8008e2c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d78:	7bbb      	ldrb	r3, [r7, #14]
 8008d7a:	2b03      	cmp	r3, #3
 8008d7c:	d156      	bne.n	8008e2c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2206      	movs	r2, #6
 8008d82:	705a      	strb	r2, [r3, #1]
      break;
 8008d84:	e052      	b.n	8008e2c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2206      	movs	r2, #6
 8008d8a:	705a      	strb	r2, [r3, #1]
      break;
 8008d8c:	e04e      	b.n	8008e2c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d019      	beq.n	8008dcc <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008da4:	23ff      	movs	r3, #255	@ 0xff
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f000 f930 	bl	800900c <USBH_Get_StringDesc>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008db0:	7bbb      	ldrb	r3, [r7, #14]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d103      	bne.n	8008dbe <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2207      	movs	r2, #7
 8008dba:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008dbc:	e038      	b.n	8008e30 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dbe:	7bbb      	ldrb	r3, [r7, #14]
 8008dc0:	2b03      	cmp	r3, #3
 8008dc2:	d135      	bne.n	8008e30 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2207      	movs	r2, #7
 8008dc8:	705a      	strb	r2, [r3, #1]
      break;
 8008dca:	e031      	b.n	8008e30 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2207      	movs	r2, #7
 8008dd0:	705a      	strb	r2, [r3, #1]
      break;
 8008dd2:	e02d      	b.n	8008e30 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d017      	beq.n	8008e0e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008dea:	23ff      	movs	r3, #255	@ 0xff
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 f90d 	bl	800900c <USBH_Get_StringDesc>
 8008df2:	4603      	mov	r3, r0
 8008df4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d102      	bne.n	8008e02 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008e00:	e018      	b.n	8008e34 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e02:	7bbb      	ldrb	r3, [r7, #14]
 8008e04:	2b03      	cmp	r3, #3
 8008e06:	d115      	bne.n	8008e34 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e0c:	e012      	b.n	8008e34 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	73fb      	strb	r3, [r7, #15]
      break;
 8008e12:	e00f      	b.n	8008e34 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008e14:	bf00      	nop
 8008e16:	e00e      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e18:	bf00      	nop
 8008e1a:	e00c      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e1c:	bf00      	nop
 8008e1e:	e00a      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e20:	bf00      	nop
 8008e22:	e008      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e24:	bf00      	nop
 8008e26:	e006      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e28:	bf00      	nop
 8008e2a:	e004      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e2c:	bf00      	nop
 8008e2e:	e002      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e30:	bf00      	nop
 8008e32:	e000      	b.n	8008e36 <USBH_HandleEnum+0x3b6>
      break;
 8008e34:	bf00      	nop
  }
  return Status;
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	683a      	ldr	r2, [r7, #0]
 8008e4e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008e52:	bf00      	nop
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b082      	sub	sp, #8
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e6c:	1c5a      	adds	r2, r3, #1
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f804 	bl	8008e82 <USBH_HandleSof>
}
 8008e7a:	bf00      	nop
 8008e7c:	3708      	adds	r7, #8
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b082      	sub	sp, #8
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b0b      	cmp	r3, #11
 8008e92:	d10a      	bne.n	8008eaa <USBH_HandleSof+0x28>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d005      	beq.n	8008eaa <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	4798      	blx	r3
  }
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008eb2:	b480      	push	{r7}
 8008eb4:	b083      	sub	sp, #12
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008ec2:	bf00      	nop
}
 8008ec4:	370c      	adds	r7, #12
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr

08008ece <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008ece:	b480      	push	{r7}
 8008ed0:	b083      	sub	sp, #12
 8008ed2:	af00      	add	r7, sp, #0
 8008ed4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8008ede:	bf00      	nop
}
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr

08008eea <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008eea:	b480      	push	{r7}
 8008eec:	b083      	sub	sp, #12
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f001 f8be 	bl	800a0ba <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	791b      	ldrb	r3, [r3, #4]
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 ff0b 	bl	8009d60 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	795b      	ldrb	r3, [r3, #5]
 8008f4e:	4619      	mov	r1, r3
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f000 ff05 	bl	8009d60 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3708      	adds	r7, #8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af02      	add	r7, sp, #8
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008f6c:	887b      	ldrh	r3, [r7, #2]
 8008f6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f72:	d901      	bls.n	8008f78 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008f74:	2303      	movs	r3, #3
 8008f76:	e01b      	b.n	8008fb0 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008f7e:	887b      	ldrh	r3, [r7, #2]
 8008f80:	9300      	str	r3, [sp, #0]
 8008f82:	4613      	mov	r3, r2
 8008f84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f88:	2100      	movs	r1, #0
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f872 	bl	8009074 <USBH_GetDescriptor>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d109      	bne.n	8008fae <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008fa0:	887a      	ldrh	r2, [r7, #2]
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 f929 	bl	80091fc <USBH_ParseDevDesc>
 8008faa:	4603      	mov	r3, r0
 8008fac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af02      	add	r7, sp, #8
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	331c      	adds	r3, #28
 8008fc8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008fca:	887b      	ldrh	r3, [r7, #2]
 8008fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fd0:	d901      	bls.n	8008fd6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e016      	b.n	8009004 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008fd6:	887b      	ldrh	r3, [r7, #2]
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f846 	bl	8009074 <USBH_GetDescriptor>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d107      	bne.n	8009002 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008ff2:	887b      	ldrh	r3, [r7, #2]
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	68b9      	ldr	r1, [r7, #8]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f9af 	bl	800935c <USBH_ParseCfgDesc>
 8008ffe:	4603      	mov	r3, r0
 8009000:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009002:	7bfb      	ldrb	r3, [r7, #15]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b088      	sub	sp, #32
 8009010:	af02      	add	r7, sp, #8
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	607a      	str	r2, [r7, #4]
 8009016:	461a      	mov	r2, r3
 8009018:	460b      	mov	r3, r1
 800901a:	72fb      	strb	r3, [r7, #11]
 800901c:	4613      	mov	r3, r2
 800901e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009020:	893b      	ldrh	r3, [r7, #8]
 8009022:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009026:	d802      	bhi.n	800902e <USBH_Get_StringDesc+0x22>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d101      	bne.n	8009032 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800902e:	2303      	movs	r3, #3
 8009030:	e01c      	b.n	800906c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009032:	7afb      	ldrb	r3, [r7, #11]
 8009034:	b29b      	uxth	r3, r3
 8009036:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800903a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009042:	893b      	ldrh	r3, [r7, #8]
 8009044:	9300      	str	r3, [sp, #0]
 8009046:	460b      	mov	r3, r1
 8009048:	2100      	movs	r1, #0
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 f812 	bl	8009074 <USBH_GetDescriptor>
 8009050:	4603      	mov	r3, r0
 8009052:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009054:	7dfb      	ldrb	r3, [r7, #23]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d107      	bne.n	800906a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009060:	893a      	ldrh	r2, [r7, #8]
 8009062:	6879      	ldr	r1, [r7, #4]
 8009064:	4618      	mov	r0, r3
 8009066:	f000 fb8d 	bl	8009784 <USBH_ParseStringDesc>
  }

  return status;
 800906a:	7dfb      	ldrb	r3, [r7, #23]
}
 800906c:	4618      	mov	r0, r3
 800906e:	3718      	adds	r7, #24
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	607b      	str	r3, [r7, #4]
 800907e:	460b      	mov	r3, r1
 8009080:	72fb      	strb	r3, [r7, #11]
 8009082:	4613      	mov	r3, r2
 8009084:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	789b      	ldrb	r3, [r3, #2]
 800908a:	2b01      	cmp	r3, #1
 800908c:	d11c      	bne.n	80090c8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800908e:	7afb      	ldrb	r3, [r7, #11]
 8009090:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009094:	b2da      	uxtb	r2, r3
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2206      	movs	r2, #6
 800909e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	893a      	ldrh	r2, [r7, #8]
 80090a4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80090a6:	893b      	ldrh	r3, [r7, #8]
 80090a8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80090ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090b0:	d104      	bne.n	80090bc <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f240 4209 	movw	r2, #1033	@ 0x409
 80090b8:	829a      	strh	r2, [r3, #20]
 80090ba:	e002      	b.n	80090c2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2200      	movs	r2, #0
 80090c0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	8b3a      	ldrh	r2, [r7, #24]
 80090c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80090c8:	8b3b      	ldrh	r3, [r7, #24]
 80090ca:	461a      	mov	r2, r3
 80090cc:	6879      	ldr	r1, [r7, #4]
 80090ce:	68f8      	ldr	r0, [r7, #12]
 80090d0:	f000 fba5 	bl	800981e <USBH_CtlReq>
 80090d4:	4603      	mov	r3, r0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b082      	sub	sp, #8
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	460b      	mov	r3, r1
 80090e8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	789b      	ldrb	r3, [r3, #2]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d10f      	bne.n	8009112 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2205      	movs	r2, #5
 80090fc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80090fe:	78fb      	ldrb	r3, [r7, #3]
 8009100:	b29a      	uxth	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2200      	movs	r2, #0
 800910a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009112:	2200      	movs	r2, #0
 8009114:	2100      	movs	r1, #0
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 fb81 	bl	800981e <USBH_CtlReq>
 800911c:	4603      	mov	r3, r0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009126:	b580      	push	{r7, lr}
 8009128:	b082      	sub	sp, #8
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
 800912e:	460b      	mov	r3, r1
 8009130:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	789b      	ldrb	r3, [r3, #2]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d10e      	bne.n	8009158 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2209      	movs	r2, #9
 8009144:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	887a      	ldrh	r2, [r7, #2]
 800914a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009158:	2200      	movs	r2, #0
 800915a:	2100      	movs	r1, #0
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fb5e 	bl	800981e <USBH_CtlReq>
 8009162:	4603      	mov	r3, r0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3708      	adds	r7, #8
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	460b      	mov	r3, r1
 8009176:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	789b      	ldrb	r3, [r3, #2]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d10f      	bne.n	80091a0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2203      	movs	r2, #3
 800918a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800918c:	78fb      	ldrb	r3, [r7, #3]
 800918e:	b29a      	uxth	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091a0:	2200      	movs	r2, #0
 80091a2:	2100      	movs	r1, #0
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fb3a 	bl	800981e <USBH_CtlReq>
 80091aa:	4603      	mov	r3, r0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	789b      	ldrb	r3, [r3, #2]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d10f      	bne.n	80091e8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2202      	movs	r2, #2
 80091cc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2201      	movs	r2, #1
 80091d2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80091da:	78fb      	ldrb	r3, [r7, #3]
 80091dc:	b29a      	uxth	r2, r3
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80091e8:	2200      	movs	r2, #0
 80091ea:	2100      	movs	r1, #0
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fb16 	bl	800981e <USBH_CtlReq>
 80091f2:	4603      	mov	r3, r0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b087      	sub	sp, #28
 8009200:	af00      	add	r7, sp, #0
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	4613      	mov	r3, r2
 8009208:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009210:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009212:	2300      	movs	r3, #0
 8009214:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800921c:	2302      	movs	r3, #2
 800921e:	e094      	b.n	800934a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	781a      	ldrb	r2, [r3, #0]
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	785a      	ldrb	r2, [r3, #1]
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	3302      	adds	r3, #2
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	461a      	mov	r2, r3
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	3303      	adds	r3, #3
 800923c:	781b      	ldrb	r3, [r3, #0]
 800923e:	021b      	lsls	r3, r3, #8
 8009240:	b29b      	uxth	r3, r3
 8009242:	4313      	orrs	r3, r2
 8009244:	b29a      	uxth	r2, r3
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	791a      	ldrb	r2, [r3, #4]
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	795a      	ldrb	r2, [r3, #5]
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	799a      	ldrb	r2, [r3, #6]
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	79da      	ldrb	r2, [r3, #7]
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009270:	2b00      	cmp	r3, #0
 8009272:	d004      	beq.n	800927e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800927a:	2b01      	cmp	r3, #1
 800927c:	d11b      	bne.n	80092b6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	79db      	ldrb	r3, [r3, #7]
 8009282:	2b20      	cmp	r3, #32
 8009284:	dc0f      	bgt.n	80092a6 <USBH_ParseDevDesc+0xaa>
 8009286:	2b08      	cmp	r3, #8
 8009288:	db0f      	blt.n	80092aa <USBH_ParseDevDesc+0xae>
 800928a:	3b08      	subs	r3, #8
 800928c:	4a32      	ldr	r2, [pc, #200]	@ (8009358 <USBH_ParseDevDesc+0x15c>)
 800928e:	fa22 f303 	lsr.w	r3, r2, r3
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	bf14      	ite	ne
 800929a:	2301      	movne	r3, #1
 800929c:	2300      	moveq	r3, #0
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d106      	bne.n	80092b2 <USBH_ParseDevDesc+0xb6>
 80092a4:	e001      	b.n	80092aa <USBH_ParseDevDesc+0xae>
 80092a6:	2b40      	cmp	r3, #64	@ 0x40
 80092a8:	d003      	beq.n	80092b2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	2208      	movs	r2, #8
 80092ae:	71da      	strb	r2, [r3, #7]
        break;
 80092b0:	e000      	b.n	80092b4 <USBH_ParseDevDesc+0xb8>
        break;
 80092b2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80092b4:	e00e      	b.n	80092d4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80092bc:	2b02      	cmp	r3, #2
 80092be:	d107      	bne.n	80092d0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	79db      	ldrb	r3, [r3, #7]
 80092c4:	2b08      	cmp	r3, #8
 80092c6:	d005      	beq.n	80092d4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	2208      	movs	r2, #8
 80092cc:	71da      	strb	r2, [r3, #7]
 80092ce:	e001      	b.n	80092d4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80092d0:	2303      	movs	r3, #3
 80092d2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80092d4:	88fb      	ldrh	r3, [r7, #6]
 80092d6:	2b08      	cmp	r3, #8
 80092d8:	d936      	bls.n	8009348 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	3308      	adds	r3, #8
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	461a      	mov	r2, r3
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	3309      	adds	r3, #9
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	021b      	lsls	r3, r3, #8
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	4313      	orrs	r3, r2
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	330a      	adds	r3, #10
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	330b      	adds	r3, #11
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	021b      	lsls	r3, r3, #8
 8009304:	b29b      	uxth	r3, r3
 8009306:	4313      	orrs	r3, r2
 8009308:	b29a      	uxth	r2, r3
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	330c      	adds	r3, #12
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	461a      	mov	r2, r3
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	330d      	adds	r3, #13
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	021b      	lsls	r3, r3, #8
 800931e:	b29b      	uxth	r3, r3
 8009320:	4313      	orrs	r3, r2
 8009322:	b29a      	uxth	r2, r3
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	7b9a      	ldrb	r2, [r3, #14]
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	7bda      	ldrb	r2, [r3, #15]
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	7c1a      	ldrb	r2, [r3, #16]
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	7c5a      	ldrb	r2, [r3, #17]
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009348:	7dfb      	ldrb	r3, [r7, #23]
}
 800934a:	4618      	mov	r0, r3
 800934c:	371c      	adds	r7, #28
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
 8009356:	bf00      	nop
 8009358:	01000101 	.word	0x01000101

0800935c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b08c      	sub	sp, #48	@ 0x30
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	4613      	mov	r3, r2
 8009368:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009370:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009372:	2300      	movs	r3, #0
 8009374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009378:	2300      	movs	r3, #0
 800937a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800937e:	2300      	movs	r3, #0
 8009380:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d101      	bne.n	800938e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800938a:	2302      	movs	r3, #2
 800938c:	e0da      	b.n	8009544 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	2b09      	cmp	r3, #9
 8009398:	d002      	beq.n	80093a0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800939a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939c:	2209      	movs	r2, #9
 800939e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	781a      	ldrb	r2, [r3, #0]
 80093a4:	6a3b      	ldr	r3, [r7, #32]
 80093a6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	785a      	ldrb	r2, [r3, #1]
 80093ac:	6a3b      	ldr	r3, [r7, #32]
 80093ae:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	3302      	adds	r3, #2
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	461a      	mov	r2, r3
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	3303      	adds	r3, #3
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	021b      	lsls	r3, r3, #8
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	4313      	orrs	r3, r2
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ca:	bf28      	it	cs
 80093cc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	6a3b      	ldr	r3, [r7, #32]
 80093d4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	791a      	ldrb	r2, [r3, #4]
 80093da:	6a3b      	ldr	r3, [r7, #32]
 80093dc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	795a      	ldrb	r2, [r3, #5]
 80093e2:	6a3b      	ldr	r3, [r7, #32]
 80093e4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	799a      	ldrb	r2, [r3, #6]
 80093ea:	6a3b      	ldr	r3, [r7, #32]
 80093ec:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	79da      	ldrb	r2, [r3, #7]
 80093f2:	6a3b      	ldr	r3, [r7, #32]
 80093f4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	7a1a      	ldrb	r2, [r3, #8]
 80093fa:	6a3b      	ldr	r3, [r7, #32]
 80093fc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80093fe:	88fb      	ldrh	r3, [r7, #6]
 8009400:	2b09      	cmp	r3, #9
 8009402:	f240 809d 	bls.w	8009540 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009406:	2309      	movs	r3, #9
 8009408:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800940a:	2300      	movs	r3, #0
 800940c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800940e:	e081      	b.n	8009514 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009410:	f107 0316 	add.w	r3, r7, #22
 8009414:	4619      	mov	r1, r3
 8009416:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009418:	f000 f9e7 	bl	80097ea <USBH_GetNextDesc>
 800941c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800941e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009420:	785b      	ldrb	r3, [r3, #1]
 8009422:	2b04      	cmp	r3, #4
 8009424:	d176      	bne.n	8009514 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	2b09      	cmp	r3, #9
 800942c:	d002      	beq.n	8009434 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800942e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009430:	2209      	movs	r2, #9
 8009432:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009434:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009438:	221a      	movs	r2, #26
 800943a:	fb02 f303 	mul.w	r3, r2, r3
 800943e:	3308      	adds	r3, #8
 8009440:	6a3a      	ldr	r2, [r7, #32]
 8009442:	4413      	add	r3, r2
 8009444:	3302      	adds	r3, #2
 8009446:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009448:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800944a:	69f8      	ldr	r0, [r7, #28]
 800944c:	f000 f87e 	bl	800954c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009450:	2300      	movs	r3, #0
 8009452:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800945a:	e043      	b.n	80094e4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800945c:	f107 0316 	add.w	r3, r7, #22
 8009460:	4619      	mov	r1, r3
 8009462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009464:	f000 f9c1 	bl	80097ea <USBH_GetNextDesc>
 8009468:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800946a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800946c:	785b      	ldrb	r3, [r3, #1]
 800946e:	2b05      	cmp	r3, #5
 8009470:	d138      	bne.n	80094e4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	795b      	ldrb	r3, [r3, #5]
 8009476:	2b01      	cmp	r3, #1
 8009478:	d113      	bne.n	80094a2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800947e:	2b02      	cmp	r3, #2
 8009480:	d003      	beq.n	800948a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009482:	69fb      	ldr	r3, [r7, #28]
 8009484:	799b      	ldrb	r3, [r3, #6]
 8009486:	2b03      	cmp	r3, #3
 8009488:	d10b      	bne.n	80094a2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	79db      	ldrb	r3, [r3, #7]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d10b      	bne.n	80094aa <USBH_ParseCfgDesc+0x14e>
 8009492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	2b09      	cmp	r3, #9
 8009498:	d007      	beq.n	80094aa <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800949a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949c:	2209      	movs	r2, #9
 800949e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80094a0:	e003      	b.n	80094aa <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80094a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a4:	2207      	movs	r2, #7
 80094a6:	701a      	strb	r2, [r3, #0]
 80094a8:	e000      	b.n	80094ac <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80094aa:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80094ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094b0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094b4:	3201      	adds	r2, #1
 80094b6:	00d2      	lsls	r2, r2, #3
 80094b8:	211a      	movs	r1, #26
 80094ba:	fb01 f303 	mul.w	r3, r1, r3
 80094be:	4413      	add	r3, r2
 80094c0:	3308      	adds	r3, #8
 80094c2:	6a3a      	ldr	r2, [r7, #32]
 80094c4:	4413      	add	r3, r2
 80094c6:	3304      	adds	r3, #4
 80094c8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80094ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094cc:	69b9      	ldr	r1, [r7, #24]
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f000 f870 	bl	80095b4 <USBH_ParseEPDesc>
 80094d4:	4603      	mov	r3, r0
 80094d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80094da:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80094de:	3301      	adds	r3, #1
 80094e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	791b      	ldrb	r3, [r3, #4]
 80094e8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d204      	bcs.n	80094fa <USBH_ParseCfgDesc+0x19e>
 80094f0:	6a3b      	ldr	r3, [r7, #32]
 80094f2:	885a      	ldrh	r2, [r3, #2]
 80094f4:	8afb      	ldrh	r3, [r7, #22]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d8b0      	bhi.n	800945c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	791b      	ldrb	r3, [r3, #4]
 80094fe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009502:	429a      	cmp	r2, r3
 8009504:	d201      	bcs.n	800950a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009506:	2303      	movs	r3, #3
 8009508:	e01c      	b.n	8009544 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 800950a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800950e:	3301      	adds	r3, #1
 8009510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009514:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009518:	2b01      	cmp	r3, #1
 800951a:	d805      	bhi.n	8009528 <USBH_ParseCfgDesc+0x1cc>
 800951c:	6a3b      	ldr	r3, [r7, #32]
 800951e:	885a      	ldrh	r2, [r3, #2]
 8009520:	8afb      	ldrh	r3, [r7, #22]
 8009522:	429a      	cmp	r2, r3
 8009524:	f63f af74 	bhi.w	8009410 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009528:	6a3b      	ldr	r3, [r7, #32]
 800952a:	791b      	ldrb	r3, [r3, #4]
 800952c:	2b02      	cmp	r3, #2
 800952e:	bf28      	it	cs
 8009530:	2302      	movcs	r3, #2
 8009532:	b2db      	uxtb	r3, r3
 8009534:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009538:	429a      	cmp	r2, r3
 800953a:	d201      	bcs.n	8009540 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 800953c:	2303      	movs	r3, #3
 800953e:	e001      	b.n	8009544 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009540:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009544:	4618      	mov	r0, r3
 8009546:	3730      	adds	r7, #48	@ 0x30
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	781a      	ldrb	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	785a      	ldrb	r2, [r3, #1]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	789a      	ldrb	r2, [r3, #2]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	78da      	ldrb	r2, [r3, #3]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	3304      	adds	r3, #4
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	2b02      	cmp	r3, #2
 800957e:	bf28      	it	cs
 8009580:	2302      	movcs	r3, #2
 8009582:	b2da      	uxtb	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	795a      	ldrb	r2, [r3, #5]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	799a      	ldrb	r2, [r3, #6]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	79da      	ldrb	r2, [r3, #7]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	7a1a      	ldrb	r2, [r3, #8]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	721a      	strb	r2, [r3, #8]
}
 80095a8:	bf00      	nop
 80095aa:	370c      	adds	r7, #12
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr

080095b4 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b087      	sub	sp, #28
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	60f8      	str	r0, [r7, #12]
 80095bc:	60b9      	str	r1, [r7, #8]
 80095be:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80095c0:	2300      	movs	r3, #0
 80095c2:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	781a      	ldrb	r2, [r3, #0]
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	785a      	ldrb	r2, [r3, #1]
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	789a      	ldrb	r2, [r3, #2]
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	78da      	ldrb	r2, [r3, #3]
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	3304      	adds	r3, #4
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	3305      	adds	r3, #5
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	021b      	lsls	r3, r3, #8
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	4313      	orrs	r3, r2
 80095f8:	b29a      	uxth	r2, r3
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	799a      	ldrb	r2, [r3, #6]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	889b      	ldrh	r3, [r3, #4]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d009      	beq.n	8009622 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009616:	d804      	bhi.n	8009622 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800961c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009620:	d901      	bls.n	8009626 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009622:	2303      	movs	r3, #3
 8009624:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800962c:	2b00      	cmp	r3, #0
 800962e:	d136      	bne.n	800969e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	78db      	ldrb	r3, [r3, #3]
 8009634:	f003 0303 	and.w	r3, r3, #3
 8009638:	2b02      	cmp	r3, #2
 800963a:	d108      	bne.n	800964e <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	889b      	ldrh	r3, [r3, #4]
 8009640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009644:	f240 8097 	bls.w	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009648:	2303      	movs	r3, #3
 800964a:	75fb      	strb	r3, [r7, #23]
 800964c:	e093      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	78db      	ldrb	r3, [r3, #3]
 8009652:	f003 0303 	and.w	r3, r3, #3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d107      	bne.n	800966a <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	889b      	ldrh	r3, [r3, #4]
 800965e:	2b40      	cmp	r3, #64	@ 0x40
 8009660:	f240 8089 	bls.w	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009664:	2303      	movs	r3, #3
 8009666:	75fb      	strb	r3, [r7, #23]
 8009668:	e085      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	78db      	ldrb	r3, [r3, #3]
 800966e:	f003 0303 	and.w	r3, r3, #3
 8009672:	2b01      	cmp	r3, #1
 8009674:	d005      	beq.n	8009682 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	78db      	ldrb	r3, [r3, #3]
 800967a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800967e:	2b03      	cmp	r3, #3
 8009680:	d10a      	bne.n	8009698 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	799b      	ldrb	r3, [r3, #6]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d003      	beq.n	8009692 <USBH_ParseEPDesc+0xde>
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	799b      	ldrb	r3, [r3, #6]
 800968e:	2b10      	cmp	r3, #16
 8009690:	d970      	bls.n	8009774 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009692:	2303      	movs	r3, #3
 8009694:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009696:	e06d      	b.n	8009774 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009698:	2303      	movs	r3, #3
 800969a:	75fb      	strb	r3, [r7, #23]
 800969c:	e06b      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d13c      	bne.n	8009722 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	78db      	ldrb	r3, [r3, #3]
 80096ac:	f003 0303 	and.w	r3, r3, #3
 80096b0:	2b02      	cmp	r3, #2
 80096b2:	d005      	beq.n	80096c0 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	78db      	ldrb	r3, [r3, #3]
 80096b8:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d106      	bne.n	80096ce <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	889b      	ldrh	r3, [r3, #4]
 80096c4:	2b40      	cmp	r3, #64	@ 0x40
 80096c6:	d956      	bls.n	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096c8:	2303      	movs	r3, #3
 80096ca:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80096cc:	e053      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	78db      	ldrb	r3, [r3, #3]
 80096d2:	f003 0303 	and.w	r3, r3, #3
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d10e      	bne.n	80096f8 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	799b      	ldrb	r3, [r3, #6]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d007      	beq.n	80096f2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80096e6:	2b10      	cmp	r3, #16
 80096e8:	d803      	bhi.n	80096f2 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80096ee:	2b40      	cmp	r3, #64	@ 0x40
 80096f0:	d941      	bls.n	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80096f2:	2303      	movs	r3, #3
 80096f4:	75fb      	strb	r3, [r7, #23]
 80096f6:	e03e      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	78db      	ldrb	r3, [r3, #3]
 80096fc:	f003 0303 	and.w	r3, r3, #3
 8009700:	2b03      	cmp	r3, #3
 8009702:	d10b      	bne.n	800971c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	799b      	ldrb	r3, [r3, #6]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d004      	beq.n	8009716 <USBH_ParseEPDesc+0x162>
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	889b      	ldrh	r3, [r3, #4]
 8009710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009714:	d32f      	bcc.n	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009716:	2303      	movs	r3, #3
 8009718:	75fb      	strb	r3, [r7, #23]
 800971a:	e02c      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800971c:	2303      	movs	r3, #3
 800971e:	75fb      	strb	r3, [r7, #23]
 8009720:	e029      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009728:	2b02      	cmp	r3, #2
 800972a:	d120      	bne.n	800976e <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	78db      	ldrb	r3, [r3, #3]
 8009730:	f003 0303 	and.w	r3, r3, #3
 8009734:	2b00      	cmp	r3, #0
 8009736:	d106      	bne.n	8009746 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	889b      	ldrh	r3, [r3, #4]
 800973c:	2b08      	cmp	r3, #8
 800973e:	d01a      	beq.n	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009740:	2303      	movs	r3, #3
 8009742:	75fb      	strb	r3, [r7, #23]
 8009744:	e017      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	78db      	ldrb	r3, [r3, #3]
 800974a:	f003 0303 	and.w	r3, r3, #3
 800974e:	2b03      	cmp	r3, #3
 8009750:	d10a      	bne.n	8009768 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	799b      	ldrb	r3, [r3, #6]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <USBH_ParseEPDesc+0x1ae>
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	889b      	ldrh	r3, [r3, #4]
 800975e:	2b08      	cmp	r3, #8
 8009760:	d909      	bls.n	8009776 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009762:	2303      	movs	r3, #3
 8009764:	75fb      	strb	r3, [r7, #23]
 8009766:	e006      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009768:	2303      	movs	r3, #3
 800976a:	75fb      	strb	r3, [r7, #23]
 800976c:	e003      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800976e:	2303      	movs	r3, #3
 8009770:	75fb      	strb	r3, [r7, #23]
 8009772:	e000      	b.n	8009776 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009774:	bf00      	nop
  }

  return status;
 8009776:	7dfb      	ldrb	r3, [r7, #23]
}
 8009778:	4618      	mov	r0, r3
 800977a:	371c      	adds	r7, #28
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009784:	b480      	push	{r7}
 8009786:	b087      	sub	sp, #28
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	4613      	mov	r3, r2
 8009790:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	3301      	adds	r3, #1
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	2b03      	cmp	r3, #3
 800979a:	d120      	bne.n	80097de <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	781b      	ldrb	r3, [r3, #0]
 80097a0:	1e9a      	subs	r2, r3, #2
 80097a2:	88fb      	ldrh	r3, [r7, #6]
 80097a4:	4293      	cmp	r3, r2
 80097a6:	bf28      	it	cs
 80097a8:	4613      	movcs	r3, r2
 80097aa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	3302      	adds	r3, #2
 80097b0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80097b2:	2300      	movs	r3, #0
 80097b4:	82fb      	strh	r3, [r7, #22]
 80097b6:	e00b      	b.n	80097d0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80097b8:	8afb      	ldrh	r3, [r7, #22]
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	4413      	add	r3, r2
 80097be:	781a      	ldrb	r2, [r3, #0]
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	3301      	adds	r3, #1
 80097c8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80097ca:	8afb      	ldrh	r3, [r7, #22]
 80097cc:	3302      	adds	r3, #2
 80097ce:	82fb      	strh	r3, [r7, #22]
 80097d0:	8afa      	ldrh	r2, [r7, #22]
 80097d2:	8abb      	ldrh	r3, [r7, #20]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d3ef      	bcc.n	80097b8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	701a      	strb	r2, [r3, #0]
  }
}
 80097de:	bf00      	nop
 80097e0:	371c      	adds	r7, #28
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80097ea:	b480      	push	{r7}
 80097ec:	b085      	sub	sp, #20
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	881b      	ldrh	r3, [r3, #0]
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	7812      	ldrb	r2, [r2, #0]
 80097fc:	4413      	add	r3, r2
 80097fe:	b29a      	uxth	r2, r3
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	4413      	add	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009810:	68fb      	ldr	r3, [r7, #12]
}
 8009812:	4618      	mov	r0, r3
 8009814:	3714      	adds	r7, #20
 8009816:	46bd      	mov	sp, r7
 8009818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981c:	4770      	bx	lr

0800981e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b086      	sub	sp, #24
 8009822:	af00      	add	r7, sp, #0
 8009824:	60f8      	str	r0, [r7, #12]
 8009826:	60b9      	str	r1, [r7, #8]
 8009828:	4613      	mov	r3, r2
 800982a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800982c:	2301      	movs	r3, #1
 800982e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	789b      	ldrb	r3, [r3, #2]
 8009834:	2b01      	cmp	r3, #1
 8009836:	d002      	beq.n	800983e <USBH_CtlReq+0x20>
 8009838:	2b02      	cmp	r3, #2
 800983a:	d00f      	beq.n	800985c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800983c:	e027      	b.n	800988e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	68ba      	ldr	r2, [r7, #8]
 8009842:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	88fa      	ldrh	r2, [r7, #6]
 8009848:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2201      	movs	r2, #1
 800984e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2202      	movs	r2, #2
 8009854:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009856:	2301      	movs	r3, #1
 8009858:	75fb      	strb	r3, [r7, #23]
      break;
 800985a:	e018      	b.n	800988e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f81b 	bl	8009898 <USBH_HandleControl>
 8009862:	4603      	mov	r3, r0
 8009864:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009866:	7dfb      	ldrb	r3, [r7, #23]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d002      	beq.n	8009872 <USBH_CtlReq+0x54>
 800986c:	7dfb      	ldrb	r3, [r7, #23]
 800986e:	2b03      	cmp	r3, #3
 8009870:	d106      	bne.n	8009880 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2201      	movs	r2, #1
 8009876:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	761a      	strb	r2, [r3, #24]
      break;
 800987e:	e005      	b.n	800988c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009880:	7dfb      	ldrb	r3, [r7, #23]
 8009882:	2b02      	cmp	r3, #2
 8009884:	d102      	bne.n	800988c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2201      	movs	r2, #1
 800988a:	709a      	strb	r2, [r3, #2]
      break;
 800988c:	bf00      	nop
  }
  return status;
 800988e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009890:	4618      	mov	r0, r3
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af02      	add	r7, sp, #8
 800989e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80098a0:	2301      	movs	r3, #1
 80098a2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80098a4:	2300      	movs	r3, #0
 80098a6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	7e1b      	ldrb	r3, [r3, #24]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	2b0a      	cmp	r3, #10
 80098b0:	f200 8156 	bhi.w	8009b60 <USBH_HandleControl+0x2c8>
 80098b4:	a201      	add	r2, pc, #4	@ (adr r2, 80098bc <USBH_HandleControl+0x24>)
 80098b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ba:	bf00      	nop
 80098bc:	080098e9 	.word	0x080098e9
 80098c0:	08009903 	.word	0x08009903
 80098c4:	0800996d 	.word	0x0800996d
 80098c8:	08009993 	.word	0x08009993
 80098cc:	080099cb 	.word	0x080099cb
 80098d0:	080099f5 	.word	0x080099f5
 80098d4:	08009a47 	.word	0x08009a47
 80098d8:	08009a69 	.word	0x08009a69
 80098dc:	08009aa5 	.word	0x08009aa5
 80098e0:	08009acb 	.word	0x08009acb
 80098e4:	08009b09 	.word	0x08009b09
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f103 0110 	add.w	r1, r3, #16
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	795b      	ldrb	r3, [r3, #5]
 80098f2:	461a      	mov	r2, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f943 	bl	8009b80 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2202      	movs	r2, #2
 80098fe:	761a      	strb	r2, [r3, #24]
      break;
 8009900:	e139      	b.n	8009b76 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	795b      	ldrb	r3, [r3, #5]
 8009906:	4619      	mov	r1, r3
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 fcc5 	bl	800a298 <USBH_LL_GetURBState>
 800990e:	4603      	mov	r3, r0
 8009910:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009912:	7bbb      	ldrb	r3, [r7, #14]
 8009914:	2b01      	cmp	r3, #1
 8009916:	d11e      	bne.n	8009956 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	7c1b      	ldrb	r3, [r3, #16]
 800991c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009920:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	8adb      	ldrh	r3, [r3, #22]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00a      	beq.n	8009940 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800992a:	7b7b      	ldrb	r3, [r7, #13]
 800992c:	2b80      	cmp	r3, #128	@ 0x80
 800992e:	d103      	bne.n	8009938 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2203      	movs	r2, #3
 8009934:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009936:	e115      	b.n	8009b64 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2205      	movs	r2, #5
 800993c:	761a      	strb	r2, [r3, #24]
      break;
 800993e:	e111      	b.n	8009b64 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009940:	7b7b      	ldrb	r3, [r7, #13]
 8009942:	2b80      	cmp	r3, #128	@ 0x80
 8009944:	d103      	bne.n	800994e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2209      	movs	r2, #9
 800994a:	761a      	strb	r2, [r3, #24]
      break;
 800994c:	e10a      	b.n	8009b64 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2207      	movs	r2, #7
 8009952:	761a      	strb	r2, [r3, #24]
      break;
 8009954:	e106      	b.n	8009b64 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009956:	7bbb      	ldrb	r3, [r7, #14]
 8009958:	2b04      	cmp	r3, #4
 800995a:	d003      	beq.n	8009964 <USBH_HandleControl+0xcc>
 800995c:	7bbb      	ldrb	r3, [r7, #14]
 800995e:	2b02      	cmp	r3, #2
 8009960:	f040 8100 	bne.w	8009b64 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	220b      	movs	r2, #11
 8009968:	761a      	strb	r2, [r3, #24]
      break;
 800996a:	e0fb      	b.n	8009b64 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009972:	b29a      	uxth	r2, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6899      	ldr	r1, [r3, #8]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	899a      	ldrh	r2, [r3, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	791b      	ldrb	r3, [r3, #4]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f93a 	bl	8009bfe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2204      	movs	r2, #4
 800998e:	761a      	strb	r2, [r3, #24]
      break;
 8009990:	e0f1      	b.n	8009b76 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	791b      	ldrb	r3, [r3, #4]
 8009996:	4619      	mov	r1, r3
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 fc7d 	bl	800a298 <USBH_LL_GetURBState>
 800999e:	4603      	mov	r3, r0
 80099a0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80099a2:	7bbb      	ldrb	r3, [r7, #14]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d102      	bne.n	80099ae <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2209      	movs	r2, #9
 80099ac:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b05      	cmp	r3, #5
 80099b2:	d102      	bne.n	80099ba <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80099b4:	2303      	movs	r3, #3
 80099b6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099b8:	e0d6      	b.n	8009b68 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80099ba:	7bbb      	ldrb	r3, [r7, #14]
 80099bc:	2b04      	cmp	r3, #4
 80099be:	f040 80d3 	bne.w	8009b68 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	220b      	movs	r2, #11
 80099c6:	761a      	strb	r2, [r3, #24]
      break;
 80099c8:	e0ce      	b.n	8009b68 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6899      	ldr	r1, [r3, #8]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	899a      	ldrh	r2, [r3, #12]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	795b      	ldrb	r3, [r3, #5]
 80099d6:	2001      	movs	r0, #1
 80099d8:	9000      	str	r0, [sp, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 f8ea 	bl	8009bb4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2206      	movs	r2, #6
 80099f0:	761a      	strb	r2, [r3, #24]
      break;
 80099f2:	e0c0      	b.n	8009b76 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	795b      	ldrb	r3, [r3, #5]
 80099f8:	4619      	mov	r1, r3
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 fc4c 	bl	800a298 <USBH_LL_GetURBState>
 8009a00:	4603      	mov	r3, r0
 8009a02:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a04:	7bbb      	ldrb	r3, [r7, #14]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d103      	bne.n	8009a12 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2207      	movs	r2, #7
 8009a0e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a10:	e0ac      	b.n	8009b6c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009a12:	7bbb      	ldrb	r3, [r7, #14]
 8009a14:	2b05      	cmp	r3, #5
 8009a16:	d105      	bne.n	8009a24 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	220c      	movs	r2, #12
 8009a1c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009a1e:	2303      	movs	r3, #3
 8009a20:	73fb      	strb	r3, [r7, #15]
      break;
 8009a22:	e0a3      	b.n	8009b6c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009a24:	7bbb      	ldrb	r3, [r7, #14]
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d103      	bne.n	8009a32 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2205      	movs	r2, #5
 8009a2e:	761a      	strb	r2, [r3, #24]
      break;
 8009a30:	e09c      	b.n	8009b6c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8009a32:	7bbb      	ldrb	r3, [r7, #14]
 8009a34:	2b04      	cmp	r3, #4
 8009a36:	f040 8099 	bne.w	8009b6c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	220b      	movs	r2, #11
 8009a3e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009a40:	2302      	movs	r3, #2
 8009a42:	73fb      	strb	r3, [r7, #15]
      break;
 8009a44:	e092      	b.n	8009b6c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	791b      	ldrb	r3, [r3, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	2100      	movs	r1, #0
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 f8d5 	bl	8009bfe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009a5a:	b29a      	uxth	r2, r3
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2208      	movs	r2, #8
 8009a64:	761a      	strb	r2, [r3, #24]

      break;
 8009a66:	e086      	b.n	8009b76 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	791b      	ldrb	r3, [r3, #4]
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 fc12 	bl	800a298 <USBH_LL_GetURBState>
 8009a74:	4603      	mov	r3, r0
 8009a76:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009a78:	7bbb      	ldrb	r3, [r7, #14]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d105      	bne.n	8009a8a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	220d      	movs	r2, #13
 8009a82:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009a84:	2300      	movs	r3, #0
 8009a86:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009a88:	e072      	b.n	8009b70 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8009a8a:	7bbb      	ldrb	r3, [r7, #14]
 8009a8c:	2b04      	cmp	r3, #4
 8009a8e:	d103      	bne.n	8009a98 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	220b      	movs	r2, #11
 8009a94:	761a      	strb	r2, [r3, #24]
      break;
 8009a96:	e06b      	b.n	8009b70 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009a98:	7bbb      	ldrb	r3, [r7, #14]
 8009a9a:	2b05      	cmp	r3, #5
 8009a9c:	d168      	bne.n	8009b70 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	73fb      	strb	r3, [r7, #15]
      break;
 8009aa2:	e065      	b.n	8009b70 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	795b      	ldrb	r3, [r3, #5]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	9200      	str	r2, [sp, #0]
 8009aac:	2200      	movs	r2, #0
 8009aae:	2100      	movs	r1, #0
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 f87f 	bl	8009bb4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	220a      	movs	r2, #10
 8009ac6:	761a      	strb	r2, [r3, #24]
      break;
 8009ac8:	e055      	b.n	8009b76 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	795b      	ldrb	r3, [r3, #5]
 8009ace:	4619      	mov	r1, r3
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fbe1 	bl	800a298 <USBH_LL_GetURBState>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009ada:	7bbb      	ldrb	r3, [r7, #14]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d105      	bne.n	8009aec <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	220d      	movs	r2, #13
 8009ae8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009aea:	e043      	b.n	8009b74 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
 8009aee:	2b02      	cmp	r3, #2
 8009af0:	d103      	bne.n	8009afa <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2209      	movs	r2, #9
 8009af6:	761a      	strb	r2, [r3, #24]
      break;
 8009af8:	e03c      	b.n	8009b74 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8009afa:	7bbb      	ldrb	r3, [r7, #14]
 8009afc:	2b04      	cmp	r3, #4
 8009afe:	d139      	bne.n	8009b74 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	220b      	movs	r2, #11
 8009b04:	761a      	strb	r2, [r3, #24]
      break;
 8009b06:	e035      	b.n	8009b74 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	7e5b      	ldrb	r3, [r3, #25]
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	765a      	strb	r2, [r3, #25]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	7e5b      	ldrb	r3, [r3, #25]
 8009b18:	2b02      	cmp	r3, #2
 8009b1a:	d806      	bhi.n	8009b2a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2201      	movs	r2, #1
 8009b20:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2201      	movs	r2, #1
 8009b26:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009b28:	e025      	b.n	8009b76 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009b30:	2106      	movs	r1, #6
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	795b      	ldrb	r3, [r3, #5]
 8009b40:	4619      	mov	r1, r3
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 f90c 	bl	8009d60 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	791b      	ldrb	r3, [r3, #4]
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 f906 	bl	8009d60 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b5e:	e00a      	b.n	8009b76 <USBH_HandleControl+0x2de>

    default:
      break;
 8009b60:	bf00      	nop
 8009b62:	e008      	b.n	8009b76 <USBH_HandleControl+0x2de>
      break;
 8009b64:	bf00      	nop
 8009b66:	e006      	b.n	8009b76 <USBH_HandleControl+0x2de>
      break;
 8009b68:	bf00      	nop
 8009b6a:	e004      	b.n	8009b76 <USBH_HandleControl+0x2de>
      break;
 8009b6c:	bf00      	nop
 8009b6e:	e002      	b.n	8009b76 <USBH_HandleControl+0x2de>
      break;
 8009b70:	bf00      	nop
 8009b72:	e000      	b.n	8009b76 <USBH_HandleControl+0x2de>
      break;
 8009b74:	bf00      	nop
  }

  return status;
 8009b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3710      	adds	r7, #16
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b088      	sub	sp, #32
 8009b84:	af04      	add	r7, sp, #16
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	4613      	mov	r3, r2
 8009b8c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b8e:	79f9      	ldrb	r1, [r7, #7]
 8009b90:	2300      	movs	r3, #0
 8009b92:	9303      	str	r3, [sp, #12]
 8009b94:	2308      	movs	r3, #8
 8009b96:	9302      	str	r3, [sp, #8]
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	9301      	str	r3, [sp, #4]
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	68f8      	ldr	r0, [r7, #12]
 8009ba6:	f000 fb46 	bl	800a236 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009baa:	2300      	movs	r3, #0
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3710      	adds	r7, #16
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b088      	sub	sp, #32
 8009bb8:	af04      	add	r7, sp, #16
 8009bba:	60f8      	str	r0, [r7, #12]
 8009bbc:	60b9      	str	r1, [r7, #8]
 8009bbe:	4611      	mov	r1, r2
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	80fb      	strh	r3, [r7, #6]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d001      	beq.n	8009bd8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bd8:	7979      	ldrb	r1, [r7, #5]
 8009bda:	7e3b      	ldrb	r3, [r7, #24]
 8009bdc:	9303      	str	r3, [sp, #12]
 8009bde:	88fb      	ldrh	r3, [r7, #6]
 8009be0:	9302      	str	r3, [sp, #8]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	9301      	str	r3, [sp, #4]
 8009be6:	2301      	movs	r3, #1
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	2300      	movs	r3, #0
 8009bec:	2200      	movs	r2, #0
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f000 fb21 	bl	800a236 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b088      	sub	sp, #32
 8009c02:	af04      	add	r7, sp, #16
 8009c04:	60f8      	str	r0, [r7, #12]
 8009c06:	60b9      	str	r1, [r7, #8]
 8009c08:	4611      	mov	r1, r2
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	80fb      	strh	r3, [r7, #6]
 8009c10:	4613      	mov	r3, r2
 8009c12:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c14:	7979      	ldrb	r1, [r7, #5]
 8009c16:	2300      	movs	r3, #0
 8009c18:	9303      	str	r3, [sp, #12]
 8009c1a:	88fb      	ldrh	r3, [r7, #6]
 8009c1c:	9302      	str	r3, [sp, #8]
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	9301      	str	r3, [sp, #4]
 8009c22:	2301      	movs	r3, #1
 8009c24:	9300      	str	r3, [sp, #0]
 8009c26:	2300      	movs	r3, #0
 8009c28:	2201      	movs	r2, #1
 8009c2a:	68f8      	ldr	r0, [r7, #12]
 8009c2c:	f000 fb03 	bl	800a236 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009c30:	2300      	movs	r3, #0

}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b088      	sub	sp, #32
 8009c3e:	af04      	add	r7, sp, #16
 8009c40:	60f8      	str	r0, [r7, #12]
 8009c42:	60b9      	str	r1, [r7, #8]
 8009c44:	4611      	mov	r1, r2
 8009c46:	461a      	mov	r2, r3
 8009c48:	460b      	mov	r3, r1
 8009c4a:	80fb      	strh	r3, [r7, #6]
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c5e:	7979      	ldrb	r1, [r7, #5]
 8009c60:	7e3b      	ldrb	r3, [r7, #24]
 8009c62:	9303      	str	r3, [sp, #12]
 8009c64:	88fb      	ldrh	r3, [r7, #6]
 8009c66:	9302      	str	r3, [sp, #8]
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	9301      	str	r3, [sp, #4]
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	2302      	movs	r3, #2
 8009c72:	2200      	movs	r2, #0
 8009c74:	68f8      	ldr	r0, [r7, #12]
 8009c76:	f000 fade 	bl	800a236 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3710      	adds	r7, #16
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b088      	sub	sp, #32
 8009c88:	af04      	add	r7, sp, #16
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	4611      	mov	r1, r2
 8009c90:	461a      	mov	r2, r3
 8009c92:	460b      	mov	r3, r1
 8009c94:	80fb      	strh	r3, [r7, #6]
 8009c96:	4613      	mov	r3, r2
 8009c98:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009c9a:	7979      	ldrb	r1, [r7, #5]
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	9303      	str	r3, [sp, #12]
 8009ca0:	88fb      	ldrh	r3, [r7, #6]
 8009ca2:	9302      	str	r3, [sp, #8]
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	9301      	str	r3, [sp, #4]
 8009ca8:	2301      	movs	r3, #1
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	2302      	movs	r3, #2
 8009cae:	2201      	movs	r2, #1
 8009cb0:	68f8      	ldr	r0, [r7, #12]
 8009cb2:	f000 fac0 	bl	800a236 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009cb6:	2300      	movs	r3, #0
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3710      	adds	r7, #16
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b086      	sub	sp, #24
 8009cc4:	af04      	add	r7, sp, #16
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	4608      	mov	r0, r1
 8009cca:	4611      	mov	r1, r2
 8009ccc:	461a      	mov	r2, r3
 8009cce:	4603      	mov	r3, r0
 8009cd0:	70fb      	strb	r3, [r7, #3]
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	70bb      	strb	r3, [r7, #2]
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009cda:	7878      	ldrb	r0, [r7, #1]
 8009cdc:	78ba      	ldrb	r2, [r7, #2]
 8009cde:	78f9      	ldrb	r1, [r7, #3]
 8009ce0:	8b3b      	ldrh	r3, [r7, #24]
 8009ce2:	9302      	str	r3, [sp, #8]
 8009ce4:	7d3b      	ldrb	r3, [r7, #20]
 8009ce6:	9301      	str	r3, [sp, #4]
 8009ce8:	7c3b      	ldrb	r3, [r7, #16]
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	4603      	mov	r3, r0
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fa53 	bl	800a19a <USBH_LL_OpenPipe>

  return USBH_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b082      	sub	sp, #8
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	460b      	mov	r3, r1
 8009d08:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009d0a:	78fb      	ldrb	r3, [r7, #3]
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 fa72 	bl	800a1f8 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3708      	adds	r7, #8
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}

08009d1e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009d1e:	b580      	push	{r7, lr}
 8009d20:	b084      	sub	sp, #16
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
 8009d26:	460b      	mov	r3, r1
 8009d28:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 f836 	bl	8009d9c <USBH_GetFreePipe>
 8009d30:	4603      	mov	r3, r0
 8009d32:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009d34:	89fb      	ldrh	r3, [r7, #14]
 8009d36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d00a      	beq.n	8009d54 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009d3e:	78fa      	ldrb	r2, [r7, #3]
 8009d40:	89fb      	ldrh	r3, [r7, #14]
 8009d42:	f003 030f 	and.w	r3, r3, #15
 8009d46:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d4a:	6879      	ldr	r1, [r7, #4]
 8009d4c:	33e0      	adds	r3, #224	@ 0xe0
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	440b      	add	r3, r1
 8009d52:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009d54:	89fb      	ldrh	r3, [r7, #14]
 8009d56:	b2db      	uxtb	r3, r3
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009d6c:	78fb      	ldrb	r3, [r7, #3]
 8009d6e:	2b0f      	cmp	r3, #15
 8009d70:	d80d      	bhi.n	8009d8e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009d72:	78fb      	ldrb	r3, [r7, #3]
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	33e0      	adds	r3, #224	@ 0xe0
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	4413      	add	r3, r2
 8009d7c:	685a      	ldr	r2, [r3, #4]
 8009d7e:	78fb      	ldrb	r3, [r7, #3]
 8009d80:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009d84:	6879      	ldr	r1, [r7, #4]
 8009d86:	33e0      	adds	r3, #224	@ 0xe0
 8009d88:	009b      	lsls	r3, r3, #2
 8009d8a:	440b      	add	r3, r1
 8009d8c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	370c      	adds	r7, #12
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009da8:	2300      	movs	r3, #0
 8009daa:	73fb      	strb	r3, [r7, #15]
 8009dac:	e00f      	b.n	8009dce <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009dae:	7bfb      	ldrb	r3, [r7, #15]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	33e0      	adds	r3, #224	@ 0xe0
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	4413      	add	r3, r2
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d102      	bne.n	8009dc8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009dc2:	7bfb      	ldrb	r3, [r7, #15]
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	e007      	b.n	8009dd8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009dc8:	7bfb      	ldrb	r3, [r7, #15]
 8009dca:	3301      	adds	r3, #1
 8009dcc:	73fb      	strb	r3, [r7, #15]
 8009dce:	7bfb      	ldrb	r3, [r7, #15]
 8009dd0:	2b0f      	cmp	r3, #15
 8009dd2:	d9ec      	bls.n	8009dae <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009dd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3714      	adds	r7, #20
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009de8:	2201      	movs	r2, #1
 8009dea:	490e      	ldr	r1, [pc, #56]	@ (8009e24 <MX_USB_HOST_Init+0x40>)
 8009dec:	480e      	ldr	r0, [pc, #56]	@ (8009e28 <MX_USB_HOST_Init+0x44>)
 8009dee:	f7fe fb15 	bl	800841c <USBH_Init>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d001      	beq.n	8009dfc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009df8:	f7f6 ff08 	bl	8000c0c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009dfc:	490b      	ldr	r1, [pc, #44]	@ (8009e2c <MX_USB_HOST_Init+0x48>)
 8009dfe:	480a      	ldr	r0, [pc, #40]	@ (8009e28 <MX_USB_HOST_Init+0x44>)
 8009e00:	f7fe fbb9 	bl	8008576 <USBH_RegisterClass>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d001      	beq.n	8009e0e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009e0a:	f7f6 feff 	bl	8000c0c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009e0e:	4806      	ldr	r0, [pc, #24]	@ (8009e28 <MX_USB_HOST_Init+0x44>)
 8009e10:	f7fe fc3d 	bl	800868e <USBH_Start>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009e1a:	f7f6 fef7 	bl	8000c0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009e1e:	bf00      	nop
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	08009e45 	.word	0x08009e45
 8009e28:	20000238 	.word	0x20000238
 8009e2c:	2000000c 	.word	0x2000000c

08009e30 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009e34:	4802      	ldr	r0, [pc, #8]	@ (8009e40 <MX_USB_HOST_Process+0x10>)
 8009e36:	f7fe fc3b 	bl	80086b0 <USBH_Process>
}
 8009e3a:	bf00      	nop
 8009e3c:	bd80      	pop	{r7, pc}
 8009e3e:	bf00      	nop
 8009e40:	20000238 	.word	0x20000238

08009e44 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009e50:	78fb      	ldrb	r3, [r7, #3]
 8009e52:	3b01      	subs	r3, #1
 8009e54:	2b04      	cmp	r3, #4
 8009e56:	d819      	bhi.n	8009e8c <USBH_UserProcess+0x48>
 8009e58:	a201      	add	r2, pc, #4	@ (adr r2, 8009e60 <USBH_UserProcess+0x1c>)
 8009e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5e:	bf00      	nop
 8009e60:	08009e8d 	.word	0x08009e8d
 8009e64:	08009e7d 	.word	0x08009e7d
 8009e68:	08009e8d 	.word	0x08009e8d
 8009e6c:	08009e85 	.word	0x08009e85
 8009e70:	08009e75 	.word	0x08009e75
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009e74:	4b09      	ldr	r3, [pc, #36]	@ (8009e9c <USBH_UserProcess+0x58>)
 8009e76:	2203      	movs	r2, #3
 8009e78:	701a      	strb	r2, [r3, #0]
  break;
 8009e7a:	e008      	b.n	8009e8e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009e7c:	4b07      	ldr	r3, [pc, #28]	@ (8009e9c <USBH_UserProcess+0x58>)
 8009e7e:	2202      	movs	r2, #2
 8009e80:	701a      	strb	r2, [r3, #0]
  break;
 8009e82:	e004      	b.n	8009e8e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009e84:	4b05      	ldr	r3, [pc, #20]	@ (8009e9c <USBH_UserProcess+0x58>)
 8009e86:	2201      	movs	r2, #1
 8009e88:	701a      	strb	r2, [r3, #0]
  break;
 8009e8a:	e000      	b.n	8009e8e <USBH_UserProcess+0x4a>

  default:
  break;
 8009e8c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009e8e:	bf00      	nop
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20000610 	.word	0x20000610

08009ea0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b08a      	sub	sp, #40	@ 0x28
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ea8:	f107 0314 	add.w	r3, r7, #20
 8009eac:	2200      	movs	r2, #0
 8009eae:	601a      	str	r2, [r3, #0]
 8009eb0:	605a      	str	r2, [r3, #4]
 8009eb2:	609a      	str	r2, [r3, #8]
 8009eb4:	60da      	str	r2, [r3, #12]
 8009eb6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ec0:	d147      	bne.n	8009f52 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	613b      	str	r3, [r7, #16]
 8009ec6:	4b25      	ldr	r3, [pc, #148]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eca:	4a24      	ldr	r2, [pc, #144]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009ecc:	f043 0301 	orr.w	r3, r3, #1
 8009ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ed2:	4b22      	ldr	r3, [pc, #136]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	613b      	str	r3, [r7, #16]
 8009edc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009ede:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009eec:	f107 0314 	add.w	r3, r7, #20
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	481b      	ldr	r0, [pc, #108]	@ (8009f60 <HAL_HCD_MspInit+0xc0>)
 8009ef4:	f7f7 faf6 	bl	80014e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009ef8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009efe:	2302      	movs	r3, #2
 8009f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f02:	2300      	movs	r3, #0
 8009f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f06:	2300      	movs	r3, #0
 8009f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009f0a:	230a      	movs	r3, #10
 8009f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f0e:	f107 0314 	add.w	r3, r7, #20
 8009f12:	4619      	mov	r1, r3
 8009f14:	4812      	ldr	r0, [pc, #72]	@ (8009f60 <HAL_HCD_MspInit+0xc0>)
 8009f16:	f7f7 fae5 	bl	80014e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009f1a:	4b10      	ldr	r3, [pc, #64]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f1e:	4a0f      	ldr	r2, [pc, #60]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f24:	6353      	str	r3, [r2, #52]	@ 0x34
 8009f26:	2300      	movs	r3, #0
 8009f28:	60fb      	str	r3, [r7, #12]
 8009f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f2e:	4a0b      	ldr	r2, [pc, #44]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8009f36:	4b09      	ldr	r3, [pc, #36]	@ (8009f5c <HAL_HCD_MspInit+0xbc>)
 8009f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f3e:	60fb      	str	r3, [r7, #12]
 8009f40:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009f42:	2200      	movs	r2, #0
 8009f44:	2100      	movs	r1, #0
 8009f46:	2043      	movs	r0, #67	@ 0x43
 8009f48:	f7f7 fa95 	bl	8001476 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f4c:	2043      	movs	r0, #67	@ 0x43
 8009f4e:	f7f7 faae 	bl	80014ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f52:	bf00      	nop
 8009f54:	3728      	adds	r7, #40	@ 0x28
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	40023800 	.word	0x40023800
 8009f60:	40020000 	.word	0x40020000

08009f64 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b082      	sub	sp, #8
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7fe ff73 	bl	8008e5e <USBH_LL_IncTimer>
}
 8009f78:	bf00      	nop
 8009f7a:	3708      	adds	r7, #8
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fe ffab 	bl	8008eea <USBH_LL_Connect>
}
 8009f94:	bf00      	nop
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7fe ffb4 	bl	8008f18 <USBH_LL_Disconnect>
}
 8009fb0:	bf00      	nop
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	70fb      	strb	r3, [r7, #3]
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009fc8:	bf00      	nop
 8009fca:	370c      	adds	r7, #12
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd2:	4770      	bx	lr

08009fd4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b082      	sub	sp, #8
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7fe ff65 	bl	8008eb2 <USBH_LL_PortEnabled>
}
 8009fe8:	bf00      	nop
 8009fea:	3708      	adds	r7, #8
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7fe ff65 	bl	8008ece <USBH_LL_PortDisabled>
}
 800a004:	bf00      	nop
 800a006:	3708      	adds	r7, #8
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b082      	sub	sp, #8
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d12a      	bne.n	800a074 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a01e:	4a18      	ldr	r2, [pc, #96]	@ (800a080 <USBH_LL_Init+0x74>)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a15      	ldr	r2, [pc, #84]	@ (800a080 <USBH_LL_Init+0x74>)
 800a02a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a02e:	4b14      	ldr	r3, [pc, #80]	@ (800a080 <USBH_LL_Init+0x74>)
 800a030:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a034:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a036:	4b12      	ldr	r3, [pc, #72]	@ (800a080 <USBH_LL_Init+0x74>)
 800a038:	2208      	movs	r2, #8
 800a03a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a03c:	4b10      	ldr	r3, [pc, #64]	@ (800a080 <USBH_LL_Init+0x74>)
 800a03e:	2201      	movs	r2, #1
 800a040:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a042:	4b0f      	ldr	r3, [pc, #60]	@ (800a080 <USBH_LL_Init+0x74>)
 800a044:	2200      	movs	r2, #0
 800a046:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a048:	4b0d      	ldr	r3, [pc, #52]	@ (800a080 <USBH_LL_Init+0x74>)
 800a04a:	2202      	movs	r2, #2
 800a04c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a04e:	4b0c      	ldr	r3, [pc, #48]	@ (800a080 <USBH_LL_Init+0x74>)
 800a050:	2200      	movs	r2, #0
 800a052:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a054:	480a      	ldr	r0, [pc, #40]	@ (800a080 <USBH_LL_Init+0x74>)
 800a056:	f7f7 fbfa 	bl	800184e <HAL_HCD_Init>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a060:	f7f6 fdd4 	bl	8000c0c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a064:	4806      	ldr	r0, [pc, #24]	@ (800a080 <USBH_LL_Init+0x74>)
 800a066:	f7f8 f85b 	bl	8002120 <HAL_HCD_GetCurrentFrame>
 800a06a:	4603      	mov	r3, r0
 800a06c:	4619      	mov	r1, r3
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	f7fe fee6 	bl	8008e40 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a074:	2300      	movs	r3, #0
}
 800a076:	4618      	mov	r0, r3
 800a078:	3708      	adds	r7, #8
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	20000614 	.word	0x20000614

0800a084 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a08c:	2300      	movs	r3, #0
 800a08e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a090:	2300      	movs	r3, #0
 800a092:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7f7 ffc8 	bl	8002030 <HAL_HCD_Start>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0a4:	7bfb      	ldrb	r3, [r7, #15]
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f000 f95e 	bl	800a368 <USBH_Get_USB_Status>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b084      	sub	sp, #16
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7f7 ffd0 	bl	8002076 <HAL_HCD_Stop>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f000 f943 	bl	800a368 <USBH_Get_USB_Status>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3710      	adds	r7, #16
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}

0800a0f0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a102:	4618      	mov	r0, r3
 800a104:	f7f8 f81a 	bl	800213c <HAL_HCD_GetCurrentSpeed>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d00c      	beq.n	800a128 <USBH_LL_GetSpeed+0x38>
 800a10e:	2b02      	cmp	r3, #2
 800a110:	d80d      	bhi.n	800a12e <USBH_LL_GetSpeed+0x3e>
 800a112:	2b00      	cmp	r3, #0
 800a114:	d002      	beq.n	800a11c <USBH_LL_GetSpeed+0x2c>
 800a116:	2b01      	cmp	r3, #1
 800a118:	d003      	beq.n	800a122 <USBH_LL_GetSpeed+0x32>
 800a11a:	e008      	b.n	800a12e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a11c:	2300      	movs	r3, #0
 800a11e:	73fb      	strb	r3, [r7, #15]
    break;
 800a120:	e008      	b.n	800a134 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a122:	2301      	movs	r3, #1
 800a124:	73fb      	strb	r3, [r7, #15]
    break;
 800a126:	e005      	b.n	800a134 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a128:	2302      	movs	r3, #2
 800a12a:	73fb      	strb	r3, [r7, #15]
    break;
 800a12c:	e002      	b.n	800a134 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a12e:	2301      	movs	r3, #1
 800a130:	73fb      	strb	r3, [r7, #15]
    break;
 800a132:	bf00      	nop
  }
  return  speed;
 800a134:	7bfb      	ldrb	r3, [r7, #15]
}
 800a136:	4618      	mov	r0, r3
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}

0800a13e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a13e:	b580      	push	{r7, lr}
 800a140:	b084      	sub	sp, #16
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a146:	2300      	movs	r3, #0
 800a148:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a14a:	2300      	movs	r3, #0
 800a14c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a154:	4618      	mov	r0, r3
 800a156:	f7f7 ffab 	bl	80020b0 <HAL_HCD_ResetPort>
 800a15a:	4603      	mov	r3, r0
 800a15c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a15e:	7bfb      	ldrb	r3, [r7, #15]
 800a160:	4618      	mov	r0, r3
 800a162:	f000 f901 	bl	800a368 <USBH_Get_USB_Status>
 800a166:	4603      	mov	r3, r0
 800a168:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a16a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3710      	adds	r7, #16
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	460b      	mov	r3, r1
 800a17e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a186:	78fa      	ldrb	r2, [r7, #3]
 800a188:	4611      	mov	r1, r2
 800a18a:	4618      	mov	r0, r3
 800a18c:	f7f7 ffb3 	bl	80020f6 <HAL_HCD_HC_GetXferCount>
 800a190:	4603      	mov	r3, r0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a19a:	b590      	push	{r4, r7, lr}
 800a19c:	b089      	sub	sp, #36	@ 0x24
 800a19e:	af04      	add	r7, sp, #16
 800a1a0:	6078      	str	r0, [r7, #4]
 800a1a2:	4608      	mov	r0, r1
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	70fb      	strb	r3, [r7, #3]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	70bb      	strb	r3, [r7, #2]
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a1c2:	787c      	ldrb	r4, [r7, #1]
 800a1c4:	78ba      	ldrb	r2, [r7, #2]
 800a1c6:	78f9      	ldrb	r1, [r7, #3]
 800a1c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a1ca:	9302      	str	r3, [sp, #8]
 800a1cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a1d0:	9301      	str	r3, [sp, #4]
 800a1d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1d6:	9300      	str	r3, [sp, #0]
 800a1d8:	4623      	mov	r3, r4
 800a1da:	f7f7 fb9f 	bl	800191c <HAL_HCD_HC_Init>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1e2:	7bfb      	ldrb	r3, [r7, #15]
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f000 f8bf 	bl	800a368 <USBH_Get_USB_Status>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3714      	adds	r7, #20
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd90      	pop	{r4, r7, pc}

0800a1f8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	460b      	mov	r3, r1
 800a202:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a204:	2300      	movs	r3, #0
 800a206:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a212:	78fa      	ldrb	r2, [r7, #3]
 800a214:	4611      	mov	r1, r2
 800a216:	4618      	mov	r0, r3
 800a218:	f7f7 fc38 	bl	8001a8c <HAL_HCD_HC_Halt>
 800a21c:	4603      	mov	r3, r0
 800a21e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a220:	7bfb      	ldrb	r3, [r7, #15]
 800a222:	4618      	mov	r0, r3
 800a224:	f000 f8a0 	bl	800a368 <USBH_Get_USB_Status>
 800a228:	4603      	mov	r3, r0
 800a22a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a22c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a236:	b590      	push	{r4, r7, lr}
 800a238:	b089      	sub	sp, #36	@ 0x24
 800a23a:	af04      	add	r7, sp, #16
 800a23c:	6078      	str	r0, [r7, #4]
 800a23e:	4608      	mov	r0, r1
 800a240:	4611      	mov	r1, r2
 800a242:	461a      	mov	r2, r3
 800a244:	4603      	mov	r3, r0
 800a246:	70fb      	strb	r3, [r7, #3]
 800a248:	460b      	mov	r3, r1
 800a24a:	70bb      	strb	r3, [r7, #2]
 800a24c:	4613      	mov	r3, r2
 800a24e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a250:	2300      	movs	r3, #0
 800a252:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a254:	2300      	movs	r3, #0
 800a256:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a25e:	787c      	ldrb	r4, [r7, #1]
 800a260:	78ba      	ldrb	r2, [r7, #2]
 800a262:	78f9      	ldrb	r1, [r7, #3]
 800a264:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a268:	9303      	str	r3, [sp, #12]
 800a26a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a26c:	9302      	str	r3, [sp, #8]
 800a26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a270:	9301      	str	r3, [sp, #4]
 800a272:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a276:	9300      	str	r3, [sp, #0]
 800a278:	4623      	mov	r3, r4
 800a27a:	f7f7 fc2b 	bl	8001ad4 <HAL_HCD_HC_SubmitRequest>
 800a27e:	4603      	mov	r3, r0
 800a280:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a282:	7bfb      	ldrb	r3, [r7, #15]
 800a284:	4618      	mov	r0, r3
 800a286:	f000 f86f 	bl	800a368 <USBH_Get_USB_Status>
 800a28a:	4603      	mov	r3, r0
 800a28c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a28e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a290:	4618      	mov	r0, r3
 800a292:	3714      	adds	r7, #20
 800a294:	46bd      	mov	sp, r7
 800a296:	bd90      	pop	{r4, r7, pc}

0800a298 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2aa:	78fa      	ldrb	r2, [r7, #3]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7f7 ff0c 	bl	80020cc <HAL_HCD_HC_GetURBState>
 800a2b4:	4603      	mov	r3, r0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a2be:	b580      	push	{r7, lr}
 800a2c0:	b082      	sub	sp, #8
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d103      	bne.n	800a2dc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f000 f872 	bl	800a3c0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a2dc:	20c8      	movs	r0, #200	@ 0xc8
 800a2de:	f7f6 ffcb 	bl	8001278 <HAL_Delay>
  return USBH_OK;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3708      	adds	r7, #8
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	70fb      	strb	r3, [r7, #3]
 800a2f8:	4613      	mov	r3, r2
 800a2fa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a302:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a304:	78fa      	ldrb	r2, [r7, #3]
 800a306:	68f9      	ldr	r1, [r7, #12]
 800a308:	4613      	mov	r3, r2
 800a30a:	011b      	lsls	r3, r3, #4
 800a30c:	1a9b      	subs	r3, r3, r2
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	440b      	add	r3, r1
 800a312:	3317      	adds	r3, #23
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d00a      	beq.n	800a330 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a31a:	78fa      	ldrb	r2, [r7, #3]
 800a31c:	68f9      	ldr	r1, [r7, #12]
 800a31e:	4613      	mov	r3, r2
 800a320:	011b      	lsls	r3, r3, #4
 800a322:	1a9b      	subs	r3, r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	440b      	add	r3, r1
 800a328:	333c      	adds	r3, #60	@ 0x3c
 800a32a:	78ba      	ldrb	r2, [r7, #2]
 800a32c:	701a      	strb	r2, [r3, #0]
 800a32e:	e009      	b.n	800a344 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a330:	78fa      	ldrb	r2, [r7, #3]
 800a332:	68f9      	ldr	r1, [r7, #12]
 800a334:	4613      	mov	r3, r2
 800a336:	011b      	lsls	r3, r3, #4
 800a338:	1a9b      	subs	r3, r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	440b      	add	r3, r1
 800a33e:	333d      	adds	r3, #61	@ 0x3d
 800a340:	78ba      	ldrb	r2, [r7, #2]
 800a342:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr

0800a352 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b082      	sub	sp, #8
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7f6 ff8c 	bl	8001278 <HAL_Delay>
}
 800a360:	bf00      	nop
 800a362:	3708      	adds	r7, #8
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	4603      	mov	r3, r0
 800a370:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a372:	2300      	movs	r3, #0
 800a374:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a376:	79fb      	ldrb	r3, [r7, #7]
 800a378:	2b03      	cmp	r3, #3
 800a37a:	d817      	bhi.n	800a3ac <USBH_Get_USB_Status+0x44>
 800a37c:	a201      	add	r2, pc, #4	@ (adr r2, 800a384 <USBH_Get_USB_Status+0x1c>)
 800a37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a382:	bf00      	nop
 800a384:	0800a395 	.word	0x0800a395
 800a388:	0800a39b 	.word	0x0800a39b
 800a38c:	0800a3a1 	.word	0x0800a3a1
 800a390:	0800a3a7 	.word	0x0800a3a7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a394:	2300      	movs	r3, #0
 800a396:	73fb      	strb	r3, [r7, #15]
    break;
 800a398:	e00b      	b.n	800a3b2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a39a:	2302      	movs	r3, #2
 800a39c:	73fb      	strb	r3, [r7, #15]
    break;
 800a39e:	e008      	b.n	800a3b2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	73fb      	strb	r3, [r7, #15]
    break;
 800a3a4:	e005      	b.n	800a3b2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a3a6:	2302      	movs	r3, #2
 800a3a8:	73fb      	strb	r3, [r7, #15]
    break;
 800a3aa:	e002      	b.n	800a3b2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a3ac:	2302      	movs	r3, #2
 800a3ae:	73fb      	strb	r3, [r7, #15]
    break;
 800a3b0:	bf00      	nop
  }
  return usb_status;
 800a3b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3714      	adds	r7, #20
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a3ca:	79fb      	ldrb	r3, [r7, #7]
 800a3cc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a3ce:	79fb      	ldrb	r3, [r7, #7]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d102      	bne.n	800a3da <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	73fb      	strb	r3, [r7, #15]
 800a3d8:	e001      	b.n	800a3de <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a3de:	7bfb      	ldrb	r3, [r7, #15]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	4803      	ldr	r0, [pc, #12]	@ (800a3f4 <MX_DriverVbusFS+0x34>)
 800a3e6:	f7f7 fa19 	bl	800181c <HAL_GPIO_WritePin>
}
 800a3ea:	bf00      	nop
 800a3ec:	3710      	adds	r7, #16
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	40020800 	.word	0x40020800

0800a3f8 <malloc>:
 800a3f8:	4b02      	ldr	r3, [pc, #8]	@ (800a404 <malloc+0xc>)
 800a3fa:	4601      	mov	r1, r0
 800a3fc:	6818      	ldr	r0, [r3, #0]
 800a3fe:	f000 b82d 	b.w	800a45c <_malloc_r>
 800a402:	bf00      	nop
 800a404:	2000002c 	.word	0x2000002c

0800a408 <free>:
 800a408:	4b02      	ldr	r3, [pc, #8]	@ (800a414 <free+0xc>)
 800a40a:	4601      	mov	r1, r0
 800a40c:	6818      	ldr	r0, [r3, #0]
 800a40e:	f000 b8f5 	b.w	800a5fc <_free_r>
 800a412:	bf00      	nop
 800a414:	2000002c 	.word	0x2000002c

0800a418 <sbrk_aligned>:
 800a418:	b570      	push	{r4, r5, r6, lr}
 800a41a:	4e0f      	ldr	r6, [pc, #60]	@ (800a458 <sbrk_aligned+0x40>)
 800a41c:	460c      	mov	r4, r1
 800a41e:	6831      	ldr	r1, [r6, #0]
 800a420:	4605      	mov	r5, r0
 800a422:	b911      	cbnz	r1, 800a42a <sbrk_aligned+0x12>
 800a424:	f000 f8ae 	bl	800a584 <_sbrk_r>
 800a428:	6030      	str	r0, [r6, #0]
 800a42a:	4621      	mov	r1, r4
 800a42c:	4628      	mov	r0, r5
 800a42e:	f000 f8a9 	bl	800a584 <_sbrk_r>
 800a432:	1c43      	adds	r3, r0, #1
 800a434:	d103      	bne.n	800a43e <sbrk_aligned+0x26>
 800a436:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a43a:	4620      	mov	r0, r4
 800a43c:	bd70      	pop	{r4, r5, r6, pc}
 800a43e:	1cc4      	adds	r4, r0, #3
 800a440:	f024 0403 	bic.w	r4, r4, #3
 800a444:	42a0      	cmp	r0, r4
 800a446:	d0f8      	beq.n	800a43a <sbrk_aligned+0x22>
 800a448:	1a21      	subs	r1, r4, r0
 800a44a:	4628      	mov	r0, r5
 800a44c:	f000 f89a 	bl	800a584 <_sbrk_r>
 800a450:	3001      	adds	r0, #1
 800a452:	d1f2      	bne.n	800a43a <sbrk_aligned+0x22>
 800a454:	e7ef      	b.n	800a436 <sbrk_aligned+0x1e>
 800a456:	bf00      	nop
 800a458:	200009f4 	.word	0x200009f4

0800a45c <_malloc_r>:
 800a45c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a460:	1ccd      	adds	r5, r1, #3
 800a462:	f025 0503 	bic.w	r5, r5, #3
 800a466:	3508      	adds	r5, #8
 800a468:	2d0c      	cmp	r5, #12
 800a46a:	bf38      	it	cc
 800a46c:	250c      	movcc	r5, #12
 800a46e:	2d00      	cmp	r5, #0
 800a470:	4606      	mov	r6, r0
 800a472:	db01      	blt.n	800a478 <_malloc_r+0x1c>
 800a474:	42a9      	cmp	r1, r5
 800a476:	d904      	bls.n	800a482 <_malloc_r+0x26>
 800a478:	230c      	movs	r3, #12
 800a47a:	6033      	str	r3, [r6, #0]
 800a47c:	2000      	movs	r0, #0
 800a47e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a482:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a558 <_malloc_r+0xfc>
 800a486:	f000 f869 	bl	800a55c <__malloc_lock>
 800a48a:	f8d8 3000 	ldr.w	r3, [r8]
 800a48e:	461c      	mov	r4, r3
 800a490:	bb44      	cbnz	r4, 800a4e4 <_malloc_r+0x88>
 800a492:	4629      	mov	r1, r5
 800a494:	4630      	mov	r0, r6
 800a496:	f7ff ffbf 	bl	800a418 <sbrk_aligned>
 800a49a:	1c43      	adds	r3, r0, #1
 800a49c:	4604      	mov	r4, r0
 800a49e:	d158      	bne.n	800a552 <_malloc_r+0xf6>
 800a4a0:	f8d8 4000 	ldr.w	r4, [r8]
 800a4a4:	4627      	mov	r7, r4
 800a4a6:	2f00      	cmp	r7, #0
 800a4a8:	d143      	bne.n	800a532 <_malloc_r+0xd6>
 800a4aa:	2c00      	cmp	r4, #0
 800a4ac:	d04b      	beq.n	800a546 <_malloc_r+0xea>
 800a4ae:	6823      	ldr	r3, [r4, #0]
 800a4b0:	4639      	mov	r1, r7
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	eb04 0903 	add.w	r9, r4, r3
 800a4b8:	f000 f864 	bl	800a584 <_sbrk_r>
 800a4bc:	4581      	cmp	r9, r0
 800a4be:	d142      	bne.n	800a546 <_malloc_r+0xea>
 800a4c0:	6821      	ldr	r1, [r4, #0]
 800a4c2:	1a6d      	subs	r5, r5, r1
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	4630      	mov	r0, r6
 800a4c8:	f7ff ffa6 	bl	800a418 <sbrk_aligned>
 800a4cc:	3001      	adds	r0, #1
 800a4ce:	d03a      	beq.n	800a546 <_malloc_r+0xea>
 800a4d0:	6823      	ldr	r3, [r4, #0]
 800a4d2:	442b      	add	r3, r5
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a4da:	685a      	ldr	r2, [r3, #4]
 800a4dc:	bb62      	cbnz	r2, 800a538 <_malloc_r+0xdc>
 800a4de:	f8c8 7000 	str.w	r7, [r8]
 800a4e2:	e00f      	b.n	800a504 <_malloc_r+0xa8>
 800a4e4:	6822      	ldr	r2, [r4, #0]
 800a4e6:	1b52      	subs	r2, r2, r5
 800a4e8:	d420      	bmi.n	800a52c <_malloc_r+0xd0>
 800a4ea:	2a0b      	cmp	r2, #11
 800a4ec:	d917      	bls.n	800a51e <_malloc_r+0xc2>
 800a4ee:	1961      	adds	r1, r4, r5
 800a4f0:	42a3      	cmp	r3, r4
 800a4f2:	6025      	str	r5, [r4, #0]
 800a4f4:	bf18      	it	ne
 800a4f6:	6059      	strne	r1, [r3, #4]
 800a4f8:	6863      	ldr	r3, [r4, #4]
 800a4fa:	bf08      	it	eq
 800a4fc:	f8c8 1000 	streq.w	r1, [r8]
 800a500:	5162      	str	r2, [r4, r5]
 800a502:	604b      	str	r3, [r1, #4]
 800a504:	4630      	mov	r0, r6
 800a506:	f000 f82f 	bl	800a568 <__malloc_unlock>
 800a50a:	f104 000b 	add.w	r0, r4, #11
 800a50e:	1d23      	adds	r3, r4, #4
 800a510:	f020 0007 	bic.w	r0, r0, #7
 800a514:	1ac2      	subs	r2, r0, r3
 800a516:	bf1c      	itt	ne
 800a518:	1a1b      	subne	r3, r3, r0
 800a51a:	50a3      	strne	r3, [r4, r2]
 800a51c:	e7af      	b.n	800a47e <_malloc_r+0x22>
 800a51e:	6862      	ldr	r2, [r4, #4]
 800a520:	42a3      	cmp	r3, r4
 800a522:	bf0c      	ite	eq
 800a524:	f8c8 2000 	streq.w	r2, [r8]
 800a528:	605a      	strne	r2, [r3, #4]
 800a52a:	e7eb      	b.n	800a504 <_malloc_r+0xa8>
 800a52c:	4623      	mov	r3, r4
 800a52e:	6864      	ldr	r4, [r4, #4]
 800a530:	e7ae      	b.n	800a490 <_malloc_r+0x34>
 800a532:	463c      	mov	r4, r7
 800a534:	687f      	ldr	r7, [r7, #4]
 800a536:	e7b6      	b.n	800a4a6 <_malloc_r+0x4a>
 800a538:	461a      	mov	r2, r3
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	42a3      	cmp	r3, r4
 800a53e:	d1fb      	bne.n	800a538 <_malloc_r+0xdc>
 800a540:	2300      	movs	r3, #0
 800a542:	6053      	str	r3, [r2, #4]
 800a544:	e7de      	b.n	800a504 <_malloc_r+0xa8>
 800a546:	230c      	movs	r3, #12
 800a548:	6033      	str	r3, [r6, #0]
 800a54a:	4630      	mov	r0, r6
 800a54c:	f000 f80c 	bl	800a568 <__malloc_unlock>
 800a550:	e794      	b.n	800a47c <_malloc_r+0x20>
 800a552:	6005      	str	r5, [r0, #0]
 800a554:	e7d6      	b.n	800a504 <_malloc_r+0xa8>
 800a556:	bf00      	nop
 800a558:	200009f8 	.word	0x200009f8

0800a55c <__malloc_lock>:
 800a55c:	4801      	ldr	r0, [pc, #4]	@ (800a564 <__malloc_lock+0x8>)
 800a55e:	f000 b84b 	b.w	800a5f8 <__retarget_lock_acquire_recursive>
 800a562:	bf00      	nop
 800a564:	20000b34 	.word	0x20000b34

0800a568 <__malloc_unlock>:
 800a568:	4801      	ldr	r0, [pc, #4]	@ (800a570 <__malloc_unlock+0x8>)
 800a56a:	f000 b846 	b.w	800a5fa <__retarget_lock_release_recursive>
 800a56e:	bf00      	nop
 800a570:	20000b34 	.word	0x20000b34

0800a574 <memset>:
 800a574:	4402      	add	r2, r0
 800a576:	4603      	mov	r3, r0
 800a578:	4293      	cmp	r3, r2
 800a57a:	d100      	bne.n	800a57e <memset+0xa>
 800a57c:	4770      	bx	lr
 800a57e:	f803 1b01 	strb.w	r1, [r3], #1
 800a582:	e7f9      	b.n	800a578 <memset+0x4>

0800a584 <_sbrk_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	4d06      	ldr	r5, [pc, #24]	@ (800a5a0 <_sbrk_r+0x1c>)
 800a588:	2300      	movs	r3, #0
 800a58a:	4604      	mov	r4, r0
 800a58c:	4608      	mov	r0, r1
 800a58e:	602b      	str	r3, [r5, #0]
 800a590:	f7f6 fd8e 	bl	80010b0 <_sbrk>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_sbrk_r+0x1a>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_sbrk_r+0x1a>
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	20000b38 	.word	0x20000b38

0800a5a4 <__errno>:
 800a5a4:	4b01      	ldr	r3, [pc, #4]	@ (800a5ac <__errno+0x8>)
 800a5a6:	6818      	ldr	r0, [r3, #0]
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	2000002c 	.word	0x2000002c

0800a5b0 <__libc_init_array>:
 800a5b0:	b570      	push	{r4, r5, r6, lr}
 800a5b2:	4d0d      	ldr	r5, [pc, #52]	@ (800a5e8 <__libc_init_array+0x38>)
 800a5b4:	4c0d      	ldr	r4, [pc, #52]	@ (800a5ec <__libc_init_array+0x3c>)
 800a5b6:	1b64      	subs	r4, r4, r5
 800a5b8:	10a4      	asrs	r4, r4, #2
 800a5ba:	2600      	movs	r6, #0
 800a5bc:	42a6      	cmp	r6, r4
 800a5be:	d109      	bne.n	800a5d4 <__libc_init_array+0x24>
 800a5c0:	4d0b      	ldr	r5, [pc, #44]	@ (800a5f0 <__libc_init_array+0x40>)
 800a5c2:	4c0c      	ldr	r4, [pc, #48]	@ (800a5f4 <__libc_init_array+0x44>)
 800a5c4:	f000 f864 	bl	800a690 <_init>
 800a5c8:	1b64      	subs	r4, r4, r5
 800a5ca:	10a4      	asrs	r4, r4, #2
 800a5cc:	2600      	movs	r6, #0
 800a5ce:	42a6      	cmp	r6, r4
 800a5d0:	d105      	bne.n	800a5de <__libc_init_array+0x2e>
 800a5d2:	bd70      	pop	{r4, r5, r6, pc}
 800a5d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5d8:	4798      	blx	r3
 800a5da:	3601      	adds	r6, #1
 800a5dc:	e7ee      	b.n	800a5bc <__libc_init_array+0xc>
 800a5de:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5e2:	4798      	blx	r3
 800a5e4:	3601      	adds	r6, #1
 800a5e6:	e7f2      	b.n	800a5ce <__libc_init_array+0x1e>
 800a5e8:	0800a6cc 	.word	0x0800a6cc
 800a5ec:	0800a6cc 	.word	0x0800a6cc
 800a5f0:	0800a6cc 	.word	0x0800a6cc
 800a5f4:	0800a6d0 	.word	0x0800a6d0

0800a5f8 <__retarget_lock_acquire_recursive>:
 800a5f8:	4770      	bx	lr

0800a5fa <__retarget_lock_release_recursive>:
 800a5fa:	4770      	bx	lr

0800a5fc <_free_r>:
 800a5fc:	b538      	push	{r3, r4, r5, lr}
 800a5fe:	4605      	mov	r5, r0
 800a600:	2900      	cmp	r1, #0
 800a602:	d041      	beq.n	800a688 <_free_r+0x8c>
 800a604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a608:	1f0c      	subs	r4, r1, #4
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	bfb8      	it	lt
 800a60e:	18e4      	addlt	r4, r4, r3
 800a610:	f7ff ffa4 	bl	800a55c <__malloc_lock>
 800a614:	4a1d      	ldr	r2, [pc, #116]	@ (800a68c <_free_r+0x90>)
 800a616:	6813      	ldr	r3, [r2, #0]
 800a618:	b933      	cbnz	r3, 800a628 <_free_r+0x2c>
 800a61a:	6063      	str	r3, [r4, #4]
 800a61c:	6014      	str	r4, [r2, #0]
 800a61e:	4628      	mov	r0, r5
 800a620:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a624:	f7ff bfa0 	b.w	800a568 <__malloc_unlock>
 800a628:	42a3      	cmp	r3, r4
 800a62a:	d908      	bls.n	800a63e <_free_r+0x42>
 800a62c:	6820      	ldr	r0, [r4, #0]
 800a62e:	1821      	adds	r1, r4, r0
 800a630:	428b      	cmp	r3, r1
 800a632:	bf01      	itttt	eq
 800a634:	6819      	ldreq	r1, [r3, #0]
 800a636:	685b      	ldreq	r3, [r3, #4]
 800a638:	1809      	addeq	r1, r1, r0
 800a63a:	6021      	streq	r1, [r4, #0]
 800a63c:	e7ed      	b.n	800a61a <_free_r+0x1e>
 800a63e:	461a      	mov	r2, r3
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	b10b      	cbz	r3, 800a648 <_free_r+0x4c>
 800a644:	42a3      	cmp	r3, r4
 800a646:	d9fa      	bls.n	800a63e <_free_r+0x42>
 800a648:	6811      	ldr	r1, [r2, #0]
 800a64a:	1850      	adds	r0, r2, r1
 800a64c:	42a0      	cmp	r0, r4
 800a64e:	d10b      	bne.n	800a668 <_free_r+0x6c>
 800a650:	6820      	ldr	r0, [r4, #0]
 800a652:	4401      	add	r1, r0
 800a654:	1850      	adds	r0, r2, r1
 800a656:	4283      	cmp	r3, r0
 800a658:	6011      	str	r1, [r2, #0]
 800a65a:	d1e0      	bne.n	800a61e <_free_r+0x22>
 800a65c:	6818      	ldr	r0, [r3, #0]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	6053      	str	r3, [r2, #4]
 800a662:	4408      	add	r0, r1
 800a664:	6010      	str	r0, [r2, #0]
 800a666:	e7da      	b.n	800a61e <_free_r+0x22>
 800a668:	d902      	bls.n	800a670 <_free_r+0x74>
 800a66a:	230c      	movs	r3, #12
 800a66c:	602b      	str	r3, [r5, #0]
 800a66e:	e7d6      	b.n	800a61e <_free_r+0x22>
 800a670:	6820      	ldr	r0, [r4, #0]
 800a672:	1821      	adds	r1, r4, r0
 800a674:	428b      	cmp	r3, r1
 800a676:	bf04      	itt	eq
 800a678:	6819      	ldreq	r1, [r3, #0]
 800a67a:	685b      	ldreq	r3, [r3, #4]
 800a67c:	6063      	str	r3, [r4, #4]
 800a67e:	bf04      	itt	eq
 800a680:	1809      	addeq	r1, r1, r0
 800a682:	6021      	streq	r1, [r4, #0]
 800a684:	6054      	str	r4, [r2, #4]
 800a686:	e7ca      	b.n	800a61e <_free_r+0x22>
 800a688:	bd38      	pop	{r3, r4, r5, pc}
 800a68a:	bf00      	nop
 800a68c:	200009f8 	.word	0x200009f8

0800a690 <_init>:
 800a690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a692:	bf00      	nop
 800a694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a696:	bc08      	pop	{r3}
 800a698:	469e      	mov	lr, r3
 800a69a:	4770      	bx	lr

0800a69c <_fini>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	bf00      	nop
 800a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a2:	bc08      	pop	{r3}
 800a6a4:	469e      	mov	lr, r3
 800a6a6:	4770      	bx	lr
