--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf
-ucf nexys3.ucf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1568 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.417ns.
--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_0 (SLICE_X24Y21.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_0 (FF)
  Destination:          _clock_divider/counter_1hz_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_0 to _clock_divider/counter_1hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    SLICE_X25Y21.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<0>
    SLICE_X25Y21.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>3
    SLICE_X25Y25.C3      net (fanout=2)        0.695   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.335   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.261ns logic, 2.121ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_17 (FF)
  Destination:          _clock_divider/counter_1hz_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.251 - 0.263)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_17 to _clock_divider/counter_1hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.408   _clock_divider/counter_1hz<19>
                                                       _clock_divider/counter_1hz_17
    SLICE_X25Y24.A2      net (fanout=2)        0.604   _clock_divider/counter_1hz<17>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.335   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.261ns logic, 2.019ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_12 (FF)
  Destination:          _clock_divider/counter_1hz_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.251 - 0.261)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_12 to _clock_divider/counter_1hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   _clock_divider/counter_1hz<15>
                                                       _clock_divider/counter_1hz_12
    SLICE_X25Y24.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<12>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.335   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.261ns logic, 2.018ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_3 (SLICE_X24Y21.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_0 (FF)
  Destination:          _clock_divider/counter_1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_0 to _clock_divider/counter_1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    SLICE_X25Y21.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<0>
    SLICE_X25Y21.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>3
    SLICE_X25Y25.C3      net (fanout=2)        0.695   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.315   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.241ns logic, 2.121ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_17 (FF)
  Destination:          _clock_divider/counter_1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.251 - 0.263)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_17 to _clock_divider/counter_1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.408   _clock_divider/counter_1hz<19>
                                                       _clock_divider/counter_1hz_17
    SLICE_X25Y24.A2      net (fanout=2)        0.604   _clock_divider/counter_1hz<17>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.315   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.241ns logic, 2.019ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_12 (FF)
  Destination:          _clock_divider/counter_1hz_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.251 - 0.261)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_12 to _clock_divider/counter_1hz_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   _clock_divider/counter_1hz<15>
                                                       _clock_divider/counter_1hz_12
    SLICE_X25Y24.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<12>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.315   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_3
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.241ns logic, 2.018ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_2 (SLICE_X24Y21.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_0 (FF)
  Destination:          _clock_divider/counter_1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_0 to _clock_divider/counter_1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_0
    SLICE_X25Y21.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<0>
    SLICE_X25Y21.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>3
    SLICE_X25Y25.C3      net (fanout=2)        0.695   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.314   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.240ns logic, 2.121ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_17 (FF)
  Destination:          _clock_divider/counter_1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.251 - 0.263)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_17 to _clock_divider/counter_1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.408   _clock_divider/counter_1hz<19>
                                                       _clock_divider/counter_1hz_17
    SLICE_X25Y24.A2      net (fanout=2)        0.604   _clock_divider/counter_1hz<17>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.314   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.240ns logic, 2.019ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _clock_divider/counter_1hz_12 (FF)
  Destination:          _clock_divider/counter_1hz_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.251 - 0.261)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _clock_divider/counter_1hz_12 to _clock_divider/counter_1hz_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.AQ      Tcko                  0.408   _clock_divider/counter_1hz<15>
                                                       _clock_divider/counter_1hz_12
    SLICE_X25Y24.A1      net (fanout=2)        0.603   _clock_divider/counter_1hz<12>
    SLICE_X25Y24.A       Tilo                  0.259   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>2
    SLICE_X25Y25.C2      net (fanout=2)        0.592   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o<25>1
    SLICE_X25Y25.C       Tilo                  0.259   _clock_divider/clk_1hz
                                                       _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv1
    SLICE_X24Y21.CE      net (fanout=7)        0.823   _clock_divider/counter_1hz[25]_PWR_2_o_equal_2_o_inv
    SLICE_X24Y21.CLK     Tceck                 0.314   _clock_divider/counter_1hz<3>
                                                       _clock_divider/counter_1hz_2
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.240ns logic, 2.018ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _clock_divider/clk_400hz (SLICE_X15Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/clk_400hz (FF)
  Destination:          _clock_divider/clk_400hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 10.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/clk_400hz to _clock_divider/clk_400hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.198   _clock_divider/clk_400hz
                                                       _clock_divider/clk_400hz
    SLICE_X15Y27.A6      net (fanout=7)        0.034   _clock_divider/clk_400hz
    SLICE_X15Y27.CLK     Tah         (-Th)    -0.215   _clock_divider/clk_400hz
                                                       _clock_divider/clk_400hz_rstpot
                                                       _clock_divider/clk_400hz
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_5 (SLICE_X24Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/counter_1hz_5 (FF)
  Destination:          _clock_divider/counter_1hz_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 10.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/counter_1hz_5 to _clock_divider/counter_1hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.200   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz_5
    SLICE_X24Y22.B5      net (fanout=2)        0.075   _clock_divider/counter_1hz<5>
    SLICE_X24Y22.CLK     Tah         (-Th)    -0.234   _clock_divider/counter_1hz<7>
                                                       _clock_divider/counter_1hz<5>_rt
                                                       _clock_divider/Mcount_counter_1hz_cy<7>
                                                       _clock_divider/counter_1hz_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point _clock_divider/counter_1hz_17 (SLICE_X24Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/counter_1hz_17 (FF)
  Destination:          _clock_divider/counter_1hz_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 10.000ns
  Destination Clock:    sclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/counter_1hz_17 to _clock_divider/counter_1hz_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.BQ      Tcko                  0.200   _clock_divider/counter_1hz<19>
                                                       _clock_divider/counter_1hz_17
    SLICE_X24Y25.B5      net (fanout=2)        0.075   _clock_divider/counter_1hz<17>
    SLICE_X24Y25.CLK     Tah         (-Th)    -0.234   _clock_divider/counter_1hz<19>
                                                       _clock_divider/counter_1hz<17>_rt
                                                       _clock_divider/Mcount_counter_1hz_cy<19>
                                                       _clock_divider/counter_1hz_17
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: sclk_BUFGP/BUFG/I0
  Logical resource: sclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _clock_divider/counter_1hz<3>/CLK
  Logical resource: _clock_divider/counter_1hz_0/CK
  Location pin: SLICE_X24Y21.CLK
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: _clock_divider/counter_1hz<3>/CLK
  Logical resource: _clock_divider/counter_1hz_1/CK
  Location pin: SLICE_X24Y21.CLK
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    3.417|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1568 paths, 0 nets, and 147 connections

Design statistics:
   Minimum period:   3.417ns{1}   (Maximum frequency: 292.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 11 12:07:38 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



