AArch64 LB.RF+po+ctrlisb-rfi-addr
"PodRW Iffe DpCtrlIsbdW Rfi DpAddrdW Rfe"
Cycle=Rfi DpAddrdW Rfe PodRW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfi Rfe PodRW DpAddrd* DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=PodRW Iffe DpCtrlIsbdW Rfi DpAddrdW Rfe
{
0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x1; 1:X2=y; 1:X5=x;
}
 P0          | P1                  ;
 LDR W0,[X1] | Lself02:            ;
 STR W2,[X3] | B L00               ;
             | MOV W0,#2           ;
             | B L01               ;
             | L00:                ;
             | MOV W0,#1           ;
             | L01:                ;
             | CBNZ W0,LC02        ;
             | LC02:               ;
             | ISB                 ;
             | STR W1,[X2]         ;
             | LDR W3,[X2]         ;
             | EOR W4,W3,W3        ;
             | STR W1,[X5,W4,SXTW] ;
exists
(0:X0=0x1 /\ 1:X0=0x2 /\ 1:X3=0x1)
