<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_1_cry_0_0_S1</Dynamic>
            <Navigation>counter_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_1_cry_0_0_S0</Dynamic>
            <Navigation>counter_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_1_s_27_0_S1</Dynamic>
            <Navigation>counter_1_s_27_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>counter_1_s_27_0_COUT</Dynamic>
            <Navigation>counter_1_s_27_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>4</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\embedded\fpga projects\example1\top.sv&quot;:19:1:19:9|Found inferred clock top|CLK which controls 28 sequential elements including counter_27_. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\embedded\fpga projects\example1\top.sv</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1</Navigation>
            <Navigation>19</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock top|CLK which controls 28 sequential elements including counter_27_. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock top|CLK with period 5.18ns. Please declare a user-defined clock on object &quot;p:CLK&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock top|CLK with period 5.18ns. Please declare a user-defined clock on object &quot;p:CLK&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>