
button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002224  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800245c  0800245c  0000345c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800252c  0800252c  0000352c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08002530  08002530  00003530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08002534  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000000c  0800253d  0000400c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000002c  0800253d  0000402c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00004009  2**0
                  CONTENTS, READONLY
  9 .debug_info   000067f5  00000000  00000000  0000403f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000011bd  00000000  00000000  0000a834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000006b0  00000000  00000000  0000b9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000004ee  00000000  00000000  0000c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002f486  00000000  00000000  0000c596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000746d  00000000  00000000  0003ba1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00129ca4  00000000  00000000  00042e89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0016cb2d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000198c  00000000  00000000  0016cb70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000051  00000000  00000000  0016e4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08002444 	.word	0x08002444

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08002444 	.word	0x08002444

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 f96c 	bl	8000558 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f81a 	bl	80002b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 f862 	bl	800034c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8000288:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800028c:	4808      	ldr	r0, [pc, #32]	@ (80002b0 <main+0x38>)
 800028e:	f000 fd71 	bl	8000d74 <HAL_GPIO_ReadPin>
 8000292:	4603      	mov	r3, r0
 8000294:	2b01      	cmp	r3, #1
 8000296:	d105      	bne.n	80002a4 <main+0x2c>
	{
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2,GPIO_PIN_SET);
 8000298:	2201      	movs	r2, #1
 800029a:	2104      	movs	r1, #4
 800029c:	4805      	ldr	r0, [pc, #20]	@ (80002b4 <main+0x3c>)
 800029e:	f000 fd81 	bl	8000da4 <HAL_GPIO_WritePin>
 80002a2:	e7f1      	b.n	8000288 <main+0x10>

	}
	else
	{
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2,GPIO_PIN_RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2104      	movs	r1, #4
 80002a8:	4802      	ldr	r0, [pc, #8]	@ (80002b4 <main+0x3c>)
 80002aa:	f000 fd7b 	bl	8000da4 <HAL_GPIO_WritePin>
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 80002ae:	e7eb      	b.n	8000288 <main+0x10>
 80002b0:	42020800 	.word	0x42020800
 80002b4:	42021800 	.word	0x42021800

080002b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b09e      	sub	sp, #120	@ 0x78
 80002bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002be:	f107 0318 	add.w	r3, r7, #24
 80002c2:	2260      	movs	r2, #96	@ 0x60
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 f890 	bl	80023ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002cc:	463b      	mov	r3, r7
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]
 80002da:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80002dc:	2000      	movs	r0, #0
 80002de:	f000 fd79 	bl	8000dd4 <HAL_PWREx_ControlVoltageScaling>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002e8:	f000 f884 	bl	80003f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002ec:	2310      	movs	r3, #16
 80002ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002f0:	2301      	movs	r3, #1
 80002f2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80002f4:	2310      	movs	r3, #16
 80002f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80002f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002fe:	2300      	movs	r3, #0
 8000300:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000302:	f107 0318 	add.w	r3, r7, #24
 8000306:	4618      	mov	r0, r3
 8000308:	f000 fe00 	bl	8000f0c <HAL_RCC_OscConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000312:	f000 f86f 	bl	80003f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000316:	231f      	movs	r3, #31
 8000318:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800031a:	2300      	movs	r3, #0
 800031c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000322:	2300      	movs	r3, #0
 8000324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800032a:	2300      	movs	r3, #0
 800032c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800032e:	463b      	mov	r3, r7
 8000330:	2100      	movs	r1, #0
 8000332:	4618      	mov	r0, r3
 8000334:	f001 fcc6 	bl	8001cc4 <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800033e:	f000 f859 	bl	80003f4 <Error_Handler>
  }
}
 8000342:	bf00      	nop
 8000344:	3778      	adds	r7, #120	@ 0x78
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b088      	sub	sp, #32
 8000350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000352:	f107 030c 	add.w	r3, r7, #12
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]
 8000360:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000362:	4b21      	ldr	r3, [pc, #132]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 8000364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000368:	4a1f      	ldr	r2, [pc, #124]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000372:	4b1d      	ldr	r3, [pc, #116]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 8000374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000378:	f003 0304 	and.w	r3, r3, #4
 800037c:	60bb      	str	r3, [r7, #8]
 800037e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000380:	4b19      	ldr	r3, [pc, #100]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 8000382:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000386:	4a18      	ldr	r2, [pc, #96]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 8000388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800038c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000390:	4b15      	ldr	r3, [pc, #84]	@ (80003e8 <MX_GPIO_Init+0x9c>)
 8000392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	2104      	movs	r1, #4
 80003a2:	4812      	ldr	r0, [pc, #72]	@ (80003ec <MX_GPIO_Init+0xa0>)
 80003a4:	f000 fcfe 	bl	8000da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ae:	2300      	movs	r3, #0
 80003b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b2:	2300      	movs	r3, #0
 80003b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003b6:	f107 030c 	add.w	r3, r7, #12
 80003ba:	4619      	mov	r1, r3
 80003bc:	480c      	ldr	r0, [pc, #48]	@ (80003f0 <MX_GPIO_Init+0xa4>)
 80003be:	f000 faf9 	bl	80009b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80003c2:	2304      	movs	r3, #4
 80003c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c6:	2301      	movs	r3, #1
 80003c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ce:	2300      	movs	r3, #0
 80003d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80003d2:	f107 030c 	add.w	r3, r7, #12
 80003d6:	4619      	mov	r1, r3
 80003d8:	4804      	ldr	r0, [pc, #16]	@ (80003ec <MX_GPIO_Init+0xa0>)
 80003da:	f000 faeb 	bl	80009b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003de:	bf00      	nop
 80003e0:	3720      	adds	r7, #32
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	46020c00 	.word	0x46020c00
 80003ec:	42021800 	.word	0x42021800
 80003f0:	42020800 	.word	0x42020800

080003f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
}
 80003fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <Error_Handler+0x8>

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000406:	4b0a      	ldr	r3, [pc, #40]	@ (8000430 <HAL_MspInit+0x30>)
 8000408:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800040c:	4a08      	ldr	r2, [pc, #32]	@ (8000430 <HAL_MspInit+0x30>)
 800040e:	f043 0304 	orr.w	r3, r3, #4
 8000412:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000416:	4b06      	ldr	r3, [pc, #24]	@ (8000430 <HAL_MspInit+0x30>)
 8000418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800041c:	f003 0304 	and.w	r3, r3, #4
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000424:	f000 fd62 	bl	8000eec <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000428:	bf00      	nop
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	46020c00 	.word	0x46020c00

08000434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000438:	bf00      	nop
 800043a:	e7fd      	b.n	8000438 <NMI_Handler+0x4>

0800043c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000440:	bf00      	nop
 8000442:	e7fd      	b.n	8000440 <HardFault_Handler+0x4>

08000444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000448:	bf00      	nop
 800044a:	e7fd      	b.n	8000448 <MemManage_Handler+0x4>

0800044c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000450:	bf00      	nop
 8000452:	e7fd      	b.n	8000450 <BusFault_Handler+0x4>

08000454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000458:	bf00      	nop
 800045a:	e7fd      	b.n	8000458 <UsageFault_Handler+0x4>

0800045c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800046e:	bf00      	nop
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr

08000478 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800047c:	bf00      	nop
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr

08000486 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000486:	b580      	push	{r7, lr}
 8000488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800048a:	f000 f90b 	bl	80006a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000498:	4b18      	ldr	r3, [pc, #96]	@ (80004fc <SystemInit+0x68>)
 800049a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800049e:	4a17      	ldr	r2, [pc, #92]	@ (80004fc <SystemInit+0x68>)
 80004a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80004a8:	4b15      	ldr	r3, [pc, #84]	@ (8000500 <SystemInit+0x6c>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80004ae:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <SystemInit+0x6c>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80004b4:	4b12      	ldr	r3, [pc, #72]	@ (8000500 <SystemInit+0x6c>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80004ba:	4b11      	ldr	r3, [pc, #68]	@ (8000500 <SystemInit+0x6c>)
 80004bc:	2200      	movs	r2, #0
 80004be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80004c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <SystemInit+0x6c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000500 <SystemInit+0x6c>)
 80004c6:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80004ca:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80004ce:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80004d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000500 <SystemInit+0x6c>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80004d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000500 <SystemInit+0x6c>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4a09      	ldr	r2, [pc, #36]	@ (8000500 <SystemInit+0x6c>)
 80004dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80004e0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80004e2:	4b07      	ldr	r3, [pc, #28]	@ (8000500 <SystemInit+0x6c>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004e8:	4b04      	ldr	r3, [pc, #16]	@ (80004fc <SystemInit+0x68>)
 80004ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80004ee:	609a      	str	r2, [r3, #8]
  #endif
}
 80004f0:	bf00      	nop
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	e000ed00 	.word	0xe000ed00
 8000500:	46020c00 	.word	0x46020c00

08000504 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800053c <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000508:	f7ff ffc4 	bl	8000494 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800050c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800050e:	e003      	b.n	8000518 <LoopCopyDataInit>

08000510 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000510:	4b0b      	ldr	r3, [pc, #44]	@ (8000540 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000512:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000514:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000516:	3104      	adds	r1, #4

08000518 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000518:	480a      	ldr	r0, [pc, #40]	@ (8000544 <LoopForever+0xa>)
	ldr	r3, =_edata
 800051a:	4b0b      	ldr	r3, [pc, #44]	@ (8000548 <LoopForever+0xe>)
	adds	r2, r0, r1
 800051c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800051e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000520:	d3f6      	bcc.n	8000510 <CopyDataInit>
	ldr	r2, =_sbss
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000524:	e002      	b.n	800052c <LoopFillZerobss>

08000526 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000526:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000528:	f842 3b04 	str.w	r3, [r2], #4

0800052c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800052c:	4b08      	ldr	r3, [pc, #32]	@ (8000550 <LoopForever+0x16>)
	cmp	r2, r3
 800052e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000530:	d3f9      	bcc.n	8000526 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000532:	f001 ff63 	bl	80023fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000536:	f7ff fe9f 	bl	8000278 <main>

0800053a <LoopForever>:

LoopForever:
    b LoopForever
 800053a:	e7fe      	b.n	800053a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800053c:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000540:	08002534 	.word	0x08002534
	ldr	r0, =_sdata
 8000544:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000548:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 800054c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000550:	2000002c 	.word	0x2000002c

08000554 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000554:	e7fe      	b.n	8000554 <ADC1_IRQHandler>
	...

08000558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800055c:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <HAL_Init+0x50>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a11      	ldr	r2, [pc, #68]	@ (80005a8 <HAL_Init+0x50>)
 8000562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000568:	2003      	movs	r0, #3
 800056a:	f000 f94a 	bl	8000802 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800056e:	f001 fd9b 	bl	80020a8 <HAL_RCC_GetSysClockFreq>
 8000572:	4602      	mov	r2, r0
 8000574:	4b0d      	ldr	r3, [pc, #52]	@ (80005ac <HAL_Init+0x54>)
 8000576:	6a1b      	ldr	r3, [r3, #32]
 8000578:	f003 030f 	and.w	r3, r3, #15
 800057c:	490c      	ldr	r1, [pc, #48]	@ (80005b0 <HAL_Init+0x58>)
 800057e:	5ccb      	ldrb	r3, [r1, r3]
 8000580:	fa22 f303 	lsr.w	r3, r2, r3
 8000584:	4a0b      	ldr	r2, [pc, #44]	@ (80005b4 <HAL_Init+0x5c>)
 8000586:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000588:	2004      	movs	r0, #4
 800058a:	f000 f981 	bl	8000890 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058e:	200f      	movs	r0, #15
 8000590:	f000 f812 	bl	80005b8 <HAL_InitTick>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800059a:	2301      	movs	r3, #1
 800059c:	e002      	b.n	80005a4 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800059e:	f7ff ff2f 	bl	8000400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005a2:	2300      	movs	r3, #0
}
 80005a4:	4618      	mov	r0, r3
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40022000 	.word	0x40022000
 80005ac:	46020c00 	.word	0x46020c00
 80005b0:	0800245c 	.word	0x0800245c
 80005b4:	20000000 	.word	0x20000000

080005b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80005c4:	4b33      	ldr	r3, [pc, #204]	@ (8000694 <HAL_InitTick+0xdc>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d101      	bne.n	80005d0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80005cc:	2301      	movs	r3, #1
 80005ce:	e05c      	b.n	800068a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80005d0:	4b31      	ldr	r3, [pc, #196]	@ (8000698 <HAL_InitTick+0xe0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f003 0304 	and.w	r3, r3, #4
 80005d8:	2b04      	cmp	r3, #4
 80005da:	d10c      	bne.n	80005f6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80005dc:	4b2f      	ldr	r3, [pc, #188]	@ (800069c <HAL_InitTick+0xe4>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b2c      	ldr	r3, [pc, #176]	@ (8000694 <HAL_InitTick+0xdc>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e037      	b.n	8000666 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80005f6:	f000 f9a3 	bl	8000940 <HAL_SYSTICK_GetCLKSourceConfig>
 80005fa:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	2b02      	cmp	r3, #2
 8000600:	d023      	beq.n	800064a <HAL_InitTick+0x92>
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	2b02      	cmp	r3, #2
 8000606:	d82d      	bhi.n	8000664 <HAL_InitTick+0xac>
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d003      	beq.n	8000616 <HAL_InitTick+0x5e>
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d00d      	beq.n	8000630 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000614:	e026      	b.n	8000664 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000616:	4b21      	ldr	r3, [pc, #132]	@ (800069c <HAL_InitTick+0xe4>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	4b1e      	ldr	r3, [pc, #120]	@ (8000694 <HAL_InitTick+0xdc>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	4619      	mov	r1, r3
 8000620:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000624:	fbb3 f3f1 	udiv	r3, r3, r1
 8000628:	fbb2 f3f3 	udiv	r3, r2, r3
 800062c:	60fb      	str	r3, [r7, #12]
        break;
 800062e:	e01a      	b.n	8000666 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000630:	4b18      	ldr	r3, [pc, #96]	@ (8000694 <HAL_InitTick+0xdc>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	461a      	mov	r2, r3
 8000636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800063a:	fbb3 f3f2 	udiv	r3, r3, r2
 800063e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000642:	fbb2 f3f3 	udiv	r3, r2, r3
 8000646:	60fb      	str	r3, [r7, #12]
        break;
 8000648:	e00d      	b.n	8000666 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <HAL_InitTick+0xdc>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	461a      	mov	r2, r3
 8000650:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000654:	fbb3 f3f2 	udiv	r3, r3, r2
 8000658:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800065c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000660:	60fb      	str	r3, [r7, #12]
        break;
 8000662:	e000      	b.n	8000666 <HAL_InitTick+0xae>
        break;
 8000664:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000666:	68f8      	ldr	r0, [r7, #12]
 8000668:	f000 f8f0 	bl	800084c <HAL_SYSTICK_Config>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000672:	2301      	movs	r3, #1
 8000674:	e009      	b.n	800068a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000676:	2200      	movs	r2, #0
 8000678:	6879      	ldr	r1, [r7, #4]
 800067a:	f04f 30ff 	mov.w	r0, #4294967295
 800067e:	f000 f8cb 	bl	8000818 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000682:	4a07      	ldr	r2, [pc, #28]	@ (80006a0 <HAL_InitTick+0xe8>)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000688:	2300      	movs	r3, #0
}
 800068a:	4618      	mov	r0, r3
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000008 	.word	0x20000008
 8000698:	e000e010 	.word	0xe000e010
 800069c:	20000000 	.word	0x20000000
 80006a0:	20000004 	.word	0x20000004

080006a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <HAL_IncTick+0x20>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <HAL_IncTick+0x24>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4413      	add	r3, r2
 80006b4:	4a04      	ldr	r2, [pc, #16]	@ (80006c8 <HAL_IncTick+0x24>)
 80006b6:	6013      	str	r3, [r2, #0]
}
 80006b8:	bf00      	nop
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	20000008 	.word	0x20000008
 80006c8:	20000028 	.word	0x20000028

080006cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  return uwTick;
 80006d0:	4b03      	ldr	r3, [pc, #12]	@ (80006e0 <HAL_GetTick+0x14>)
 80006d2:	681b      	ldr	r3, [r3, #0]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	20000028 	.word	0x20000028

080006e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	@ (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db0a      	blt.n	8000772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	490c      	ldr	r1, [pc, #48]	@ (8000794 <__NVIC_SetPriority+0x4c>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	0112      	lsls	r2, r2, #4
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	440b      	add	r3, r1
 800076c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000770:	e00a      	b.n	8000788 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4908      	ldr	r1, [pc, #32]	@ (8000798 <__NVIC_SetPriority+0x50>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	3b04      	subs	r3, #4
 8000780:	0112      	lsls	r2, r2, #4
 8000782:	b2d2      	uxtb	r2, r2
 8000784:	440b      	add	r3, r1
 8000786:	761a      	strb	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000e100 	.word	0xe000e100
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079c:	b480      	push	{r7}
 800079e:	b089      	sub	sp, #36	@ 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	f1c3 0307 	rsb	r3, r3, #7
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	bf28      	it	cs
 80007ba:	2304      	movcs	r3, #4
 80007bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	2b06      	cmp	r3, #6
 80007c4:	d902      	bls.n	80007cc <NVIC_EncodePriority+0x30>
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3b03      	subs	r3, #3
 80007ca:	e000      	b.n	80007ce <NVIC_EncodePriority+0x32>
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43da      	mvns	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	401a      	ands	r2, r3
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e4:	f04f 31ff 	mov.w	r1, #4294967295
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa01 f303 	lsl.w	r3, r1, r3
 80007ee:	43d9      	mvns	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4313      	orrs	r3, r2
         );
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3724      	adds	r7, #36	@ 0x24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr

08000802 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	b082      	sub	sp, #8
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f7ff ff6a 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b086      	sub	sp, #24
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
 8000824:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000826:	f7ff ff81 	bl	800072c <__NVIC_GetPriorityGrouping>
 800082a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	68b9      	ldr	r1, [r7, #8]
 8000830:	6978      	ldr	r0, [r7, #20]
 8000832:	f7ff ffb3 	bl	800079c <NVIC_EncodePriority>
 8000836:	4602      	mov	r2, r0
 8000838:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800083c:	4611      	mov	r1, r2
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ff82 	bl	8000748 <__NVIC_SetPriority>
}
 8000844:	bf00      	nop
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3b01      	subs	r3, #1
 8000858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800085c:	d301      	bcc.n	8000862 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800085e:	2301      	movs	r3, #1
 8000860:	e00d      	b.n	800087e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000862:	4a0a      	ldr	r2, [pc, #40]	@ (800088c <HAL_SYSTICK_Config+0x40>)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3b01      	subs	r3, #1
 8000868:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <HAL_SYSTICK_Config+0x40>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <HAL_SYSTICK_Config+0x40>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a05      	ldr	r2, [pc, #20]	@ (800088c <HAL_SYSTICK_Config+0x40>)
 8000876:	f043 0303 	orr.w	r3, r3, #3
 800087a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010

08000890 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2b04      	cmp	r3, #4
 800089c:	d844      	bhi.n	8000928 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800089e:	a201      	add	r2, pc, #4	@ (adr r2, 80008a4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80008a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008a4:	080008c7 	.word	0x080008c7
 80008a8:	080008e5 	.word	0x080008e5
 80008ac:	08000907 	.word	0x08000907
 80008b0:	08000929 	.word	0x08000929
 80008b4:	080008b9 	.word	0x080008b9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80008b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	6013      	str	r3, [r2, #0]
      break;
 80008c4:	e031      	b.n	800092a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80008c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a1b      	ldr	r2, [pc, #108]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008cc:	f023 0304 	bic.w	r3, r3, #4
 80008d0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80008d2:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80008d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d8:	4a18      	ldr	r2, [pc, #96]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80008da:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80008de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80008e2:	e022      	b.n	800092a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80008e4:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a13      	ldr	r2, [pc, #76]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80008ea:	f023 0304 	bic.w	r3, r3, #4
 80008ee:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80008f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80008fa:	4a10      	ldr	r2, [pc, #64]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80008fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000900:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000904:	e011      	b.n	800092a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000906:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a0b      	ldr	r2, [pc, #44]	@ (8000938 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800090c:	f023 0304 	bic.w	r3, r3, #4
 8000910:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000912:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000918:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800091c:	4a07      	ldr	r2, [pc, #28]	@ (800093c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800091e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000922:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000926:	e000      	b.n	800092a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000928:	bf00      	nop
  }
}
 800092a:	bf00      	nop
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	e000e010 	.word	0xe000e010
 800093c:	46020c00 	.word	0x46020c00

08000940 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f003 0304 	and.w	r3, r3, #4
 800094e:	2b00      	cmp	r3, #0
 8000950:	d002      	beq.n	8000958 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000952:	2304      	movs	r3, #4
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	e021      	b.n	800099c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000958:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000962:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800096a:	d011      	beq.n	8000990 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000972:	d810      	bhi.n	8000996 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d004      	beq.n	8000984 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000980:	d003      	beq.n	800098a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000982:	e008      	b.n	8000996 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000984:	2300      	movs	r3, #0
 8000986:	607b      	str	r3, [r7, #4]
        break;
 8000988:	e008      	b.n	800099c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800098a:	2301      	movs	r3, #1
 800098c:	607b      	str	r3, [r7, #4]
        break;
 800098e:	e005      	b.n	800099c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000990:	2302      	movs	r3, #2
 8000992:	607b      	str	r3, [r7, #4]
        break;
 8000994:	e002      	b.n	800099c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
        break;
 800099a:	bf00      	nop
    }
  }
  return systick_source;
 800099c:	687b      	ldr	r3, [r7, #4]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	e000e010 	.word	0xe000e010
 80009b0:	46020c00 	.word	0x46020c00

080009b4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b089      	sub	sp, #36	@ 0x24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80009c6:	e1c2      	b.n	8000d4e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	2101      	movs	r1, #1
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f000 81b2 	beq.w	8000d48 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	4a55      	ldr	r2, [pc, #340]	@ (8000b3c <HAL_GPIO_Init+0x188>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d15d      	bne.n	8000aa8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80009f2:	2201      	movs	r2, #1
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	43db      	mvns	r3, r3
 80009fc:	69fa      	ldr	r2, [r7, #28]
 80009fe:	4013      	ands	r3, r2
 8000a00:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f003 0201 	and.w	r2, r3, #1
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	69fa      	ldr	r2, [r7, #28]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	69fa      	ldr	r2, [r7, #28]
 8000a1a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000a1c:	4a48      	ldr	r2, [pc, #288]	@ (8000b40 <HAL_GPIO_Init+0x18c>)
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a24:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000a26:	4a46      	ldr	r2, [pc, #280]	@ (8000b40 <HAL_GPIO_Init+0x18c>)
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	00db      	lsls	r3, r3, #3
 8000a2c:	4413      	add	r3, r2
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	08da      	lsrs	r2, r3, #3
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	3208      	adds	r2, #8
 8000a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	f003 0307 	and.w	r3, r3, #7
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	220f      	movs	r2, #15
 8000a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	69fa      	ldr	r2, [r7, #28]
 8000a52:	4013      	ands	r3, r2
 8000a54:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	220b      	movs	r2, #11
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	69fa      	ldr	r2, [r7, #28]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000a6a:	69bb      	ldr	r3, [r7, #24]
 8000a6c:	08da      	lsrs	r2, r3, #3
 8000a6e:	693b      	ldr	r3, [r7, #16]
 8000a70:	3208      	adds	r2, #8
 8000a72:	69f9      	ldr	r1, [r7, #28]
 8000a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	2203      	movs	r2, #3
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	2202      	movs	r2, #2
 8000a96:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9a:	69fa      	ldr	r2, [r7, #28]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	69fa      	ldr	r2, [r7, #28]
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	e067      	b.n	8000b78 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d003      	beq.n	8000ab8 <HAL_GPIO_Init+0x104>
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	2b12      	cmp	r3, #18
 8000ab6:	d145      	bne.n	8000b44 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	08da      	lsrs	r2, r3, #3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3208      	adds	r2, #8
 8000ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ac4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	f003 0307 	and.w	r3, r3, #7
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	220f      	movs	r2, #15
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	69fa      	ldr	r2, [r7, #28]
 8000ad8:	4013      	ands	r3, r2
 8000ada:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	691b      	ldr	r3, [r3, #16]
 8000ae0:	f003 020f 	and.w	r2, r3, #15
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	69fa      	ldr	r2, [r7, #28]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	08da      	lsrs	r2, r3, #3
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3208      	adds	r2, #8
 8000afe:	69f9      	ldr	r1, [r7, #28]
 8000b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	2203      	movs	r2, #3
 8000b10:	fa02 f303 	lsl.w	r3, r2, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	69fa      	ldr	r2, [r7, #28]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 0203 	and.w	r2, r3, #3
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2c:	69fa      	ldr	r2, [r7, #28]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	69fa      	ldr	r2, [r7, #28]
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	e01e      	b.n	8000b78 <HAL_GPIO_Init+0x1c4>
 8000b3a:	bf00      	nop
 8000b3c:	46020000 	.word	0x46020000
 8000b40:	080024ac 	.word	0x080024ac
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	2203      	movs	r2, #3
 8000b50:	fa02 f303 	lsl.w	r3, r2, r3
 8000b54:	43db      	mvns	r3, r3
 8000b56:	69fa      	ldr	r2, [r7, #28]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 0203 	and.w	r2, r3, #3
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	69fa      	ldr	r2, [r7, #28]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	69fa      	ldr	r2, [r7, #28]
 8000b76:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d00b      	beq.n	8000b98 <HAL_GPIO_Init+0x1e4>
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d007      	beq.n	8000b98 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b8c:	2b11      	cmp	r3, #17
 8000b8e:	d003      	beq.n	8000b98 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	2b12      	cmp	r3, #18
 8000b96:	d130      	bne.n	8000bfa <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	69fa      	ldr	r2, [r7, #28]
 8000bac:	4013      	ands	r3, r2
 8000bae:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	68da      	ldr	r2, [r3, #12]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	005b      	lsls	r3, r3, #1
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	69fa      	ldr	r2, [r7, #28]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	69fa      	ldr	r2, [r7, #28]
 8000bc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd6:	43db      	mvns	r3, r3
 8000bd8:	69fa      	ldr	r2, [r7, #28]
 8000bda:	4013      	ands	r3, r2
 8000bdc:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	091b      	lsrs	r3, r3, #4
 8000be4:	f003 0201 	and.w	r2, r3, #1
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	69fa      	ldr	r2, [r7, #28]
 8000bf8:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	2b03      	cmp	r3, #3
 8000c00:	d107      	bne.n	8000c12 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	d11b      	bne.n	8000c42 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d017      	beq.n	8000c42 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000c18:	69bb      	ldr	r3, [r7, #24]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	69fa      	ldr	r2, [r7, #28]
 8000c26:	4013      	ands	r3, r2
 8000c28:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	689a      	ldr	r2, [r3, #8]
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	fa02 f303 	lsl.w	r3, r2, r3
 8000c36:	69fa      	ldr	r2, [r7, #28]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	69fa      	ldr	r2, [r7, #28]
 8000c40:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d07c      	beq.n	8000d48 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000c4e:	4a47      	ldr	r2, [pc, #284]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	3318      	adds	r3, #24
 8000c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c5a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	f003 0303 	and.w	r3, r3, #3
 8000c62:	00db      	lsls	r3, r3, #3
 8000c64:	220f      	movs	r2, #15
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43db      	mvns	r3, r3
 8000c6c:	69fa      	ldr	r2, [r7, #28]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	0a9a      	lsrs	r2, r3, #10
 8000c76:	4b3e      	ldr	r3, [pc, #248]	@ (8000d70 <HAL_GPIO_Init+0x3bc>)
 8000c78:	4013      	ands	r3, r2
 8000c7a:	697a      	ldr	r2, [r7, #20]
 8000c7c:	f002 0203 	and.w	r2, r2, #3
 8000c80:	00d2      	lsls	r2, r2, #3
 8000c82:	4093      	lsls	r3, r2
 8000c84:	69fa      	ldr	r2, [r7, #28]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000c8a:	4938      	ldr	r1, [pc, #224]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	3318      	adds	r3, #24
 8000c92:	69fa      	ldr	r2, [r7, #28]
 8000c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000c98:	4b34      	ldr	r3, [pc, #208]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	69fa      	ldr	r2, [r7, #28]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d003      	beq.n	8000cbc <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8000cb4:	69fa      	ldr	r2, [r7, #28]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8000cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	43db      	mvns	r3, r3
 8000ccc:	69fa      	ldr	r2, [r7, #28]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d003      	beq.n	8000ce6 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8000cde:	69fa      	ldr	r2, [r7, #28]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8000ce6:	4a21      	ldr	r2, [pc, #132]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000cec:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000cf2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	69fa      	ldr	r2, [r7, #28]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d003      	beq.n	8000d12 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8000d0a:	69fa      	ldr	r2, [r7, #28]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8000d12:	4a16      	ldr	r2, [pc, #88]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8000d1a:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d20:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	69fa      	ldr	r2, [r7, #28]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d003      	beq.n	8000d40 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8000d38:	69fa      	ldr	r2, [r7, #28]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8000d40:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <HAL_GPIO_Init+0x3b8>)
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	fa22 f303 	lsr.w	r3, r2, r3
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	f47f ae35 	bne.w	80009c8 <HAL_GPIO_Init+0x14>
  }
}
 8000d5e:	bf00      	nop
 8000d60:	bf00      	nop
 8000d62:	3724      	adds	r7, #36	@ 0x24
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	46022000 	.word	0x46022000
 8000d70:	002f7f7f 	.word	0x002f7f7f

08000d74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	691a      	ldr	r2, [r3, #16]
 8000d84:	887b      	ldrh	r3, [r7, #2]
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e001      	b.n	8000d96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	460b      	mov	r3, r1
 8000dae:	807b      	strh	r3, [r7, #2]
 8000db0:	4613      	mov	r3, r2
 8000db2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000db4:	787b      	ldrb	r3, [r7, #1]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dba:	887a      	ldrh	r2, [r7, #2]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8000dc0:	e002      	b.n	8000dc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8000dc2:	887a      	ldrh	r2, [r7, #2]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000ddc:	4b39      	ldr	r3, [pc, #228]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000de0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000de4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d10b      	bne.n	8000e06 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000df4:	d905      	bls.n	8000e02 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000df6:	4b33      	ldr	r3, [pc, #204]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000df8:	68db      	ldr	r3, [r3, #12]
 8000dfa:	4a32      	ldr	r2, [pc, #200]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e00:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	e057      	b.n	8000eb6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e0c:	d90a      	bls.n	8000e24 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000e0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e10:	68db      	ldr	r3, [r3, #12]
 8000e12:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e20:	60d3      	str	r3, [r2, #12]
 8000e22:	e007      	b.n	8000e34 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000e24:	4b27      	ldr	r3, [pc, #156]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000e2c:	4925      	ldr	r1, [pc, #148]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000e34:	4b24      	ldr	r3, [pc, #144]	@ (8000ec8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a24      	ldr	r2, [pc, #144]	@ (8000ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	099b      	lsrs	r3, r3, #6
 8000e40:	2232      	movs	r2, #50	@ 0x32
 8000e42:	fb02 f303 	mul.w	r3, r2, r3
 8000e46:	4a21      	ldr	r2, [pc, #132]	@ (8000ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000e48:	fba2 2303 	umull	r2, r3, r2, r3
 8000e4c:	099b      	lsrs	r3, r3, #6
 8000e4e:	3301      	adds	r3, #1
 8000e50:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000e52:	e002      	b.n	8000e5a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d102      	bne.n	8000e6c <HAL_PWREx_ControlVoltageScaling+0x98>
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1f3      	bne.n	8000e54 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d01b      	beq.n	8000eaa <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000e72:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a15      	ldr	r2, [pc, #84]	@ (8000ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000e78:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7c:	099b      	lsrs	r3, r3, #6
 8000e7e:	2232      	movs	r2, #50	@ 0x32
 8000e80:	fb02 f303 	mul.w	r3, r2, r3
 8000e84:	4a11      	ldr	r2, [pc, #68]	@ (8000ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000e86:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8a:	099b      	lsrs	r3, r3, #6
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000e90:	e002      	b.n	8000e98 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	3b01      	subs	r3, #1
 8000e96:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000e98:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d102      	bne.n	8000eaa <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d1f3      	bne.n	8000e92 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d101      	bne.n	8000eb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e000      	b.n	8000eb6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3714      	adds	r7, #20
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	46020800 	.word	0x46020800
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	10624dd3 	.word	0x10624dd3

08000ed0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000ed4:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ed8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	46020800 	.word	0x46020800

08000eec <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8000ef0:	4b05      	ldr	r3, [pc, #20]	@ (8000f08 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <HAL_PWREx_EnableVddIO2+0x1c>)
 8000ef6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000efa:	6113      	str	r3, [r2, #16]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	46020800 	.word	0x46020800

08000f0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b08e      	sub	sp, #56	@ 0x38
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d102      	bne.n	8000f26 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	f000 bec8 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f26:	4b99      	ldr	r3, [pc, #612]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
 8000f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f30:	4b96      	ldr	r3, [pc, #600]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0310 	and.w	r3, r3, #16
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f000 816c 	beq.w	8001220 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d007      	beq.n	8000f5e <HAL_RCC_OscConfig+0x52>
 8000f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f50:	2b0c      	cmp	r3, #12
 8000f52:	f040 80de 	bne.w	8001112 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	f040 80da 	bne.w	8001112 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	f000 bea5 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f70:	4b86      	ldr	r3, [pc, #536]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d004      	beq.n	8000f86 <HAL_RCC_OscConfig+0x7a>
 8000f7c:	4b83      	ldr	r3, [pc, #524]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000f84:	e005      	b.n	8000f92 <HAL_RCC_OscConfig+0x86>
 8000f86:	4b81      	ldr	r3, [pc, #516]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000f88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f8c:	041b      	lsls	r3, r3, #16
 8000f8e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d255      	bcs.n	8001042 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10a      	bne.n	8000fb2 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f001 f99d 	bl	80022e0 <RCC_SetFlashLatencyFromMSIRange>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	f000 be82 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8000fb2:	4b76      	ldr	r3, [pc, #472]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	4a75      	ldr	r2, [pc, #468]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fb8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000fbc:	6093      	str	r3, [r2, #8]
 8000fbe:	4b73      	ldr	r3, [pc, #460]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fca:	4970      	ldr	r1, [pc, #448]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000fd8:	d309      	bcc.n	8000fee <HAL_RCC_OscConfig+0xe2>
 8000fda:	4b6c      	ldr	r3, [pc, #432]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	f023 021f 	bic.w	r2, r3, #31
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	4969      	ldr	r1, [pc, #420]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60cb      	str	r3, [r1, #12]
 8000fec:	e07e      	b.n	80010ec <HAL_RCC_OscConfig+0x1e0>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	da0a      	bge.n	800100c <HAL_RCC_OscConfig+0x100>
 8000ff6:	4b65      	ldr	r3, [pc, #404]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6a1b      	ldr	r3, [r3, #32]
 8001002:	015b      	lsls	r3, r3, #5
 8001004:	4961      	ldr	r1, [pc, #388]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001006:	4313      	orrs	r3, r2
 8001008:	60cb      	str	r3, [r1, #12]
 800100a:	e06f      	b.n	80010ec <HAL_RCC_OscConfig+0x1e0>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001014:	d30a      	bcc.n	800102c <HAL_RCC_OscConfig+0x120>
 8001016:	4b5d      	ldr	r3, [pc, #372]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a1b      	ldr	r3, [r3, #32]
 8001022:	029b      	lsls	r3, r3, #10
 8001024:	4959      	ldr	r1, [pc, #356]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001026:	4313      	orrs	r3, r2
 8001028:	60cb      	str	r3, [r1, #12]
 800102a:	e05f      	b.n	80010ec <HAL_RCC_OscConfig+0x1e0>
 800102c:	4b57      	ldr	r3, [pc, #348]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	03db      	lsls	r3, r3, #15
 800103a:	4954      	ldr	r1, [pc, #336]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800103c:	4313      	orrs	r3, r2
 800103e:	60cb      	str	r3, [r1, #12]
 8001040:	e054      	b.n	80010ec <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001042:	4b52      	ldr	r3, [pc, #328]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	4a51      	ldr	r2, [pc, #324]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001048:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800104c:	6093      	str	r3, [r2, #8]
 800104e:	4b4f      	ldr	r3, [pc, #316]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105a:	494c      	ldr	r1, [pc, #304]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800105c:	4313      	orrs	r3, r2
 800105e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001064:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001068:	d309      	bcc.n	800107e <HAL_RCC_OscConfig+0x172>
 800106a:	4b48      	ldr	r3, [pc, #288]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	f023 021f 	bic.w	r2, r3, #31
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a1b      	ldr	r3, [r3, #32]
 8001076:	4945      	ldr	r1, [pc, #276]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001078:	4313      	orrs	r3, r2
 800107a:	60cb      	str	r3, [r1, #12]
 800107c:	e028      	b.n	80010d0 <HAL_RCC_OscConfig+0x1c4>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001082:	2b00      	cmp	r3, #0
 8001084:	da0a      	bge.n	800109c <HAL_RCC_OscConfig+0x190>
 8001086:	4b41      	ldr	r3, [pc, #260]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6a1b      	ldr	r3, [r3, #32]
 8001092:	015b      	lsls	r3, r3, #5
 8001094:	493d      	ldr	r1, [pc, #244]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001096:	4313      	orrs	r3, r2
 8001098:	60cb      	str	r3, [r1, #12]
 800109a:	e019      	b.n	80010d0 <HAL_RCC_OscConfig+0x1c4>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a4:	d30a      	bcc.n	80010bc <HAL_RCC_OscConfig+0x1b0>
 80010a6:	4b39      	ldr	r3, [pc, #228]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	029b      	lsls	r3, r3, #10
 80010b4:	4935      	ldr	r1, [pc, #212]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60cb      	str	r3, [r1, #12]
 80010ba:	e009      	b.n	80010d0 <HAL_RCC_OscConfig+0x1c4>
 80010bc:	4b33      	ldr	r3, [pc, #204]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	6a1b      	ldr	r3, [r3, #32]
 80010c8:	03db      	lsls	r3, r3, #15
 80010ca:	4930      	ldr	r1, [pc, #192]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80010d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10a      	bne.n	80010ec <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010da:	4618      	mov	r0, r3
 80010dc:	f001 f900 	bl	80022e0 <RCC_SetFlashLatencyFromMSIRange>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d002      	beq.n	80010ec <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	f000 bde5 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80010ec:	f001 f8de 	bl	80022ac <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010f0:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <HAL_RCC_OscConfig+0x284>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fa5f 	bl	80005b8 <HAL_InitTick>
 80010fa:	4603      	mov	r3, r0
 80010fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8001100:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001104:	2b00      	cmp	r3, #0
 8001106:	f000 808a 	beq.w	800121e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800110a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800110e:	f000 bdd2 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d066      	beq.n	80011e8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a1b      	ldr	r2, [pc, #108]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001126:	f7ff fad1 	bl	80006cc <HAL_GetTick>
 800112a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800112c:	e009      	b.n	8001142 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800112e:	f7ff facd 	bl	80006cc <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d902      	bls.n	8001142 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	f000 bdba 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0304 	and.w	r3, r3, #4
 800114a:	2b00      	cmp	r3, #0
 800114c:	d0ef      	beq.n	800112e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001154:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001158:	6093      	str	r3, [r2, #8]
 800115a:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001166:	4909      	ldr	r1, [pc, #36]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001168:	4313      	orrs	r3, r2
 800116a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001170:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001174:	d30e      	bcc.n	8001194 <HAL_RCC_OscConfig+0x288>
 8001176:	4b05      	ldr	r3, [pc, #20]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	f023 021f 	bic.w	r2, r3, #31
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	4902      	ldr	r1, [pc, #8]	@ (800118c <HAL_RCC_OscConfig+0x280>)
 8001184:	4313      	orrs	r3, r2
 8001186:	60cb      	str	r3, [r1, #12]
 8001188:	e04a      	b.n	8001220 <HAL_RCC_OscConfig+0x314>
 800118a:	bf00      	nop
 800118c:	46020c00 	.word	0x46020c00
 8001190:	20000004 	.word	0x20000004
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001198:	2b00      	cmp	r3, #0
 800119a:	da0a      	bge.n	80011b2 <HAL_RCC_OscConfig+0x2a6>
 800119c:	4b98      	ldr	r3, [pc, #608]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	015b      	lsls	r3, r3, #5
 80011aa:	4995      	ldr	r1, [pc, #596]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011ac:	4313      	orrs	r3, r2
 80011ae:	60cb      	str	r3, [r1, #12]
 80011b0:	e036      	b.n	8001220 <HAL_RCC_OscConfig+0x314>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011ba:	d30a      	bcc.n	80011d2 <HAL_RCC_OscConfig+0x2c6>
 80011bc:	4b90      	ldr	r3, [pc, #576]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1b      	ldr	r3, [r3, #32]
 80011c8:	029b      	lsls	r3, r3, #10
 80011ca:	498d      	ldr	r1, [pc, #564]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011cc:	4313      	orrs	r3, r2
 80011ce:	60cb      	str	r3, [r1, #12]
 80011d0:	e026      	b.n	8001220 <HAL_RCC_OscConfig+0x314>
 80011d2:	4b8b      	ldr	r3, [pc, #556]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	03db      	lsls	r3, r3, #15
 80011e0:	4987      	ldr	r1, [pc, #540]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	60cb      	str	r3, [r1, #12]
 80011e6:	e01b      	b.n	8001220 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80011e8:	4b85      	ldr	r3, [pc, #532]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a84      	ldr	r2, [pc, #528]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80011ee:	f023 0301 	bic.w	r3, r3, #1
 80011f2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80011f4:	f7ff fa6a 	bl	80006cc <HAL_GetTick>
 80011f8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80011fa:	e009      	b.n	8001210 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011fc:	f7ff fa66 	bl	80006cc <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d902      	bls.n	8001210 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	f000 bd53 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001210:	4b7b      	ldr	r3, [pc, #492]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1ef      	bne.n	80011fc <HAL_RCC_OscConfig+0x2f0>
 800121c:	e000      	b.n	8001220 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800121e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 808b 	beq.w	8001344 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800122e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001230:	2b08      	cmp	r3, #8
 8001232:	d005      	beq.n	8001240 <HAL_RCC_OscConfig+0x334>
 8001234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001236:	2b0c      	cmp	r3, #12
 8001238:	d109      	bne.n	800124e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800123a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800123c:	2b03      	cmp	r3, #3
 800123e:	d106      	bne.n	800124e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d17d      	bne.n	8001344 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	f000 bd34 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001256:	d106      	bne.n	8001266 <HAL_RCC_OscConfig+0x35a>
 8001258:	4b69      	ldr	r3, [pc, #420]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a68      	ldr	r2, [pc, #416]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800125e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	e041      	b.n	80012ea <HAL_RCC_OscConfig+0x3de>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800126e:	d112      	bne.n	8001296 <HAL_RCC_OscConfig+0x38a>
 8001270:	4b63      	ldr	r3, [pc, #396]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a62      	ldr	r2, [pc, #392]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001276:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	4b60      	ldr	r3, [pc, #384]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a5f      	ldr	r2, [pc, #380]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001282:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001286:	6013      	str	r3, [r2, #0]
 8001288:	4b5d      	ldr	r3, [pc, #372]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a5c      	ldr	r2, [pc, #368]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800128e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	e029      	b.n	80012ea <HAL_RCC_OscConfig+0x3de>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800129e:	d112      	bne.n	80012c6 <HAL_RCC_OscConfig+0x3ba>
 80012a0:	4b57      	ldr	r3, [pc, #348]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a56      	ldr	r2, [pc, #344]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	4b54      	ldr	r3, [pc, #336]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a53      	ldr	r2, [pc, #332]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80012b6:	6013      	str	r3, [r2, #0]
 80012b8:	4b51      	ldr	r3, [pc, #324]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a50      	ldr	r2, [pc, #320]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	e011      	b.n	80012ea <HAL_RCC_OscConfig+0x3de>
 80012c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a4d      	ldr	r2, [pc, #308]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a4a      	ldr	r2, [pc, #296]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	4b48      	ldr	r3, [pc, #288]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a47      	ldr	r2, [pc, #284]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80012e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80012e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d014      	beq.n	800131c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80012f2:	f7ff f9eb 	bl	80006cc <HAL_GetTick>
 80012f6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012f8:	e009      	b.n	800130e <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012fa:	f7ff f9e7 	bl	80006cc <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b64      	cmp	r3, #100	@ 0x64
 8001306:	d902      	bls.n	800130e <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	f000 bcd4 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800130e:	4b3c      	ldr	r3, [pc, #240]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0ef      	beq.n	80012fa <HAL_RCC_OscConfig+0x3ee>
 800131a:	e013      	b.n	8001344 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800131c:	f7ff f9d6 	bl	80006cc <HAL_GetTick>
 8001320:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001322:	e009      	b.n	8001338 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001324:	f7ff f9d2 	bl	80006cc <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b64      	cmp	r3, #100	@ 0x64
 8001330:	d902      	bls.n	8001338 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	f000 bcbf 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001338:	4b31      	ldr	r3, [pc, #196]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1ef      	bne.n	8001324 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d05f      	beq.n	8001410 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001352:	2b04      	cmp	r3, #4
 8001354:	d005      	beq.n	8001362 <HAL_RCC_OscConfig+0x456>
 8001356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001358:	2b0c      	cmp	r3, #12
 800135a:	d114      	bne.n	8001386 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800135c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800135e:	2b02      	cmp	r3, #2
 8001360:	d111      	bne.n	8001386 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d102      	bne.n	8001370 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	f000 bca3 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b23      	ldr	r3, [pc, #140]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001372:	691b      	ldr	r3, [r3, #16]
 8001374:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	041b      	lsls	r3, r3, #16
 800137e:	4920      	ldr	r1, [pc, #128]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001380:	4313      	orrs	r3, r2
 8001382:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001384:	e044      	b.n	8001410 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d024      	beq.n	80013d8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800138e:	4b1c      	ldr	r3, [pc, #112]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a1b      	ldr	r2, [pc, #108]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001398:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800139a:	f7ff f997 	bl	80006cc <HAL_GetTick>
 800139e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a0:	e009      	b.n	80013b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013a2:	f7ff f993 	bl	80006cc <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d902      	bls.n	80013b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	f000 bc80 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013b6:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d0ef      	beq.n	80013a2 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80013c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	041b      	lsls	r3, r3, #16
 80013d0:	490b      	ldr	r1, [pc, #44]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	610b      	str	r3, [r1, #16]
 80013d6:	e01b      	b.n	8001410 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_RCC_OscConfig+0x4f4>)
 80013de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013e2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80013e4:	f7ff f972 	bl	80006cc <HAL_GetTick>
 80013e8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013ea:	e00b      	b.n	8001404 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ec:	f7ff f96e 	bl	80006cc <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d904      	bls.n	8001404 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	f000 bc5b 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
 8001400:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001404:	4baf      	ldr	r3, [pc, #700]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1ed      	bne.n	80013ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80c8 	beq.w	80015ae <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800141e:	2300      	movs	r3, #0
 8001420:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001424:	4ba7      	ldr	r3, [pc, #668]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	2b00      	cmp	r3, #0
 8001430:	d111      	bne.n	8001456 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001432:	4ba4      	ldr	r3, [pc, #656]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001434:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001438:	4aa2      	ldr	r2, [pc, #648]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800143a:	f043 0304 	orr.w	r3, r3, #4
 800143e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001442:	4ba0      	ldr	r3, [pc, #640]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001444:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	617b      	str	r3, [r7, #20]
 800144e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001450:	2301      	movs	r3, #1
 8001452:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001456:	4b9c      	ldr	r3, [pc, #624]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	2b00      	cmp	r3, #0
 8001460:	d119      	bne.n	8001496 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001462:	4b99      	ldr	r3, [pc, #612]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001466:	4a98      	ldr	r2, [pc, #608]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800146e:	f7ff f92d 	bl	80006cc <HAL_GetTick>
 8001472:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001474:	e009      	b.n	800148a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001476:	f7ff f929 	bl	80006cc <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d902      	bls.n	800148a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	f000 bc16 	b.w	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800148a:	4b8f      	ldr	r3, [pc, #572]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 800148c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	d0ef      	beq.n	8001476 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d05f      	beq.n	800155e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800149e:	4b89      	ldr	r3, [pc, #548]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80014a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014a4:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	699a      	ldr	r2, [r3, #24]
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d037      	beq.n	8001524 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d006      	beq.n	80014cc <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80014be:	6a3b      	ldr	r3, [r7, #32]
 80014c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e3f4      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d01b      	beq.n	800150e <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80014d6:	4b7b      	ldr	r3, [pc, #492]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80014d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014dc:	4a79      	ldr	r2, [pc, #484]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80014de:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80014e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80014e6:	f7ff f8f1 	bl	80006cc <HAL_GetTick>
 80014ea:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ee:	f7ff f8ed 	bl	80006cc <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b05      	cmp	r3, #5
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e3da      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001500:	4b70      	ldr	r3, [pc, #448]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001502:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001506:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ef      	bne.n	80014ee <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800150e:	4b6d      	ldr	r3, [pc, #436]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001514:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	4969      	ldr	r1, [pc, #420]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800151e:	4313      	orrs	r3, r2
 8001520:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001524:	4b67      	ldr	r3, [pc, #412]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800152a:	4a66      	ldr	r2, [pc, #408]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800152c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001530:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8001534:	f7ff f8ca 	bl	80006cc <HAL_GetTick>
 8001538:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800153c:	f7ff f8c6 	bl	80006cc <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b05      	cmp	r3, #5
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e3b3      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800154e:	4b5d      	ldr	r3, [pc, #372]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0ef      	beq.n	800153c <HAL_RCC_OscConfig+0x630>
 800155c:	e01b      	b.n	8001596 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800155e:	4b59      	ldr	r3, [pc, #356]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001560:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001564:	4a57      	ldr	r2, [pc, #348]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001566:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800156a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800156e:	f7ff f8ad 	bl	80006cc <HAL_GetTick>
 8001572:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001576:	f7ff f8a9 	bl	80006cc <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b05      	cmp	r3, #5
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e396      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001588:	4b4e      	ldr	r3, [pc, #312]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800158a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800158e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1ef      	bne.n	8001576 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001596:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800159a:	2b01      	cmp	r3, #1
 800159c:	d107      	bne.n	80015ae <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800159e:	4b49      	ldr	r3, [pc, #292]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015a4:	4a47      	ldr	r2, [pc, #284]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015a6:	f023 0304 	bic.w	r3, r3, #4
 80015aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0304 	and.w	r3, r3, #4
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	f000 8111 	beq.w	80017de <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80015bc:	2300      	movs	r3, #0
 80015be:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015c2:	4b40      	ldr	r3, [pc, #256]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d111      	bne.n	80015f4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d0:	4b3c      	ldr	r3, [pc, #240]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015d6:	4a3b      	ldr	r2, [pc, #236]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80015e0:	4b38      	ldr	r3, [pc, #224]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 80015e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80015f4:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 80015f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d118      	bne.n	8001632 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001600:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001604:	4a30      	ldr	r2, [pc, #192]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160c:	f7ff f85e 	bl	80006cc <HAL_GetTick>
 8001610:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001614:	f7ff f85a 	bl	80006cc <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e347      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001626:	4b28      	ldr	r3, [pc, #160]	@ (80016c8 <HAL_RCC_OscConfig+0x7bc>)
 8001628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0f0      	beq.n	8001614 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	2b00      	cmp	r3, #0
 800163c:	d01f      	beq.n	800167e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	2b00      	cmp	r3, #0
 8001648:	d010      	beq.n	800166c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800164c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001650:	4a1c      	ldr	r2, [pc, #112]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001652:	f043 0304 	orr.w	r3, r3, #4
 8001656:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800165c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001660:	4a18      	ldr	r2, [pc, #96]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800166a:	e018      	b.n	800169e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 800166e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001672:	4a14      	ldr	r2, [pc, #80]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800167c:	e00f      	b.n	800169e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800167e:	4b11      	ldr	r3, [pc, #68]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001680:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001684:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001686:	f023 0301 	bic.w	r3, r3, #1
 800168a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800168e:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001690:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001694:	4a0b      	ldr	r2, [pc, #44]	@ (80016c4 <HAL_RCC_OscConfig+0x7b8>)
 8001696:	f023 0304 	bic.w	r3, r3, #4
 800169a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d057      	beq.n	8001756 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80016a6:	f7ff f811 	bl	80006cc <HAL_GetTick>
 80016aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ac:	e00e      	b.n	80016cc <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ae:	f7ff f80d 	bl	80006cc <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016bc:	4293      	cmp	r3, r2
 80016be:	d905      	bls.n	80016cc <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e2f8      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
 80016c4:	46020c00 	.word	0x46020c00
 80016c8:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016cc:	4b9c      	ldr	r3, [pc, #624]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80016ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d0e9      	beq.n	80016ae <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d01b      	beq.n	800171e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80016e6:	4b96      	ldr	r3, [pc, #600]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80016e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016ec:	4a94      	ldr	r2, [pc, #592]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80016ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80016f6:	e00a      	b.n	800170e <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f8:	f7fe ffe8 	bl	80006cc <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001706:	4293      	cmp	r3, r2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e2d3      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800170e:	4b8c      	ldr	r3, [pc, #560]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001710:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001714:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0ed      	beq.n	80016f8 <HAL_RCC_OscConfig+0x7ec>
 800171c:	e053      	b.n	80017c6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800171e:	4b88      	ldr	r3, [pc, #544]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001724:	4a86      	ldr	r2, [pc, #536]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800172a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800172e:	e00a      	b.n	8001746 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f7fe ffcc 	bl	80006cc <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e2b7      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001746:	4b7e      	ldr	r3, [pc, #504]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800174c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001750:	2b00      	cmp	r3, #0
 8001752:	d1ed      	bne.n	8001730 <HAL_RCC_OscConfig+0x824>
 8001754:	e037      	b.n	80017c6 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8001756:	f7fe ffb9 	bl	80006cc <HAL_GetTick>
 800175a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800175c:	e00a      	b.n	8001774 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7fe ffb5 	bl	80006cc <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800176c:	4293      	cmp	r3, r2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e2a0      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001774:	4b72      	ldr	r3, [pc, #456]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001776:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1ed      	bne.n	800175e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001782:	4b6f      	ldr	r3, [pc, #444]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800178c:	2b00      	cmp	r3, #0
 800178e:	d01a      	beq.n	80017c6 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001790:	4b6b      	ldr	r3, [pc, #428]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001792:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001796:	4a6a      	ldr	r2, [pc, #424]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001798:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800179c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a2:	f7fe ff93 	bl	80006cc <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d901      	bls.n	80017b8 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e27e      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80017b8:	4b61      	ldr	r3, [pc, #388]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80017ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1ed      	bne.n	80017a2 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d107      	bne.n	80017de <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ce:	4b5c      	ldr	r3, [pc, #368]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80017d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0320 	and.w	r3, r3, #32
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d036      	beq.n	8001858 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d019      	beq.n	8001826 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80017f2:	4b53      	ldr	r3, [pc, #332]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a52      	ldr	r2, [pc, #328]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80017f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017fc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80017fe:	f7fe ff65 	bl	80006cc <HAL_GetTick>
 8001802:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001806:	f7fe ff61 	bl	80006cc <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e24e      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001818:	4b49      	ldr	r3, [pc, #292]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0x8fa>
 8001824:	e018      	b.n	8001858 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001826:	4b46      	ldr	r3, [pc, #280]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a45      	ldr	r2, [pc, #276]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800182c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001830:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001832:	f7fe ff4b 	bl	80006cc <HAL_GetTick>
 8001836:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001838:	e008      	b.n	800184c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800183a:	f7fe ff47 	bl	80006cc <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e234      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800184c:	4b3c      	ldr	r3, [pc, #240]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f0      	bne.n	800183a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001860:	2b00      	cmp	r3, #0
 8001862:	d036      	beq.n	80018d2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001868:	2b00      	cmp	r3, #0
 800186a:	d019      	beq.n	80018a0 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 800186c:	4b34      	ldr	r3, [pc, #208]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a33      	ldr	r2, [pc, #204]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001872:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001876:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001878:	f7fe ff28 	bl	80006cc <HAL_GetTick>
 800187c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001880:	f7fe ff24 	bl	80006cc <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e211      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001892:	4b2b      	ldr	r3, [pc, #172]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0f0      	beq.n	8001880 <HAL_RCC_OscConfig+0x974>
 800189e:	e018      	b.n	80018d2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80018a0:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a26      	ldr	r2, [pc, #152]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80018aa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80018ac:	f7fe ff0e 	bl	80006cc <HAL_GetTick>
 80018b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80018b4:	f7fe ff0a 	bl	80006cc <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e1f7      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80018c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d07f      	beq.n	80019de <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d062      	beq.n	80019ac <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80018e6:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	4a15      	ldr	r2, [pc, #84]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80018f0:	6093      	str	r3, [r2, #8]
 80018f2:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fe:	4910      	ldr	r1, [pc, #64]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001900:	4313      	orrs	r3, r2
 8001902:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001908:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800190c:	d309      	bcc.n	8001922 <HAL_RCC_OscConfig+0xa16>
 800190e:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	f023 021f 	bic.w	r2, r3, #31
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	4909      	ldr	r1, [pc, #36]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800191c:	4313      	orrs	r3, r2
 800191e:	60cb      	str	r3, [r1, #12]
 8001920:	e02a      	b.n	8001978 <HAL_RCC_OscConfig+0xa6c>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001926:	2b00      	cmp	r3, #0
 8001928:	da0c      	bge.n	8001944 <HAL_RCC_OscConfig+0xa38>
 800192a:	4b05      	ldr	r3, [pc, #20]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a1b      	ldr	r3, [r3, #32]
 8001936:	015b      	lsls	r3, r3, #5
 8001938:	4901      	ldr	r1, [pc, #4]	@ (8001940 <HAL_RCC_OscConfig+0xa34>)
 800193a:	4313      	orrs	r3, r2
 800193c:	60cb      	str	r3, [r1, #12]
 800193e:	e01b      	b.n	8001978 <HAL_RCC_OscConfig+0xa6c>
 8001940:	46020c00 	.word	0x46020c00
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194c:	d30a      	bcc.n	8001964 <HAL_RCC_OscConfig+0xa58>
 800194e:	4ba1      	ldr	r3, [pc, #644]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a1b      	ldr	r3, [r3, #32]
 800195a:	029b      	lsls	r3, r3, #10
 800195c:	499d      	ldr	r1, [pc, #628]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 800195e:	4313      	orrs	r3, r2
 8001960:	60cb      	str	r3, [r1, #12]
 8001962:	e009      	b.n	8001978 <HAL_RCC_OscConfig+0xa6c>
 8001964:	4b9b      	ldr	r3, [pc, #620]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a1b      	ldr	r3, [r3, #32]
 8001970:	03db      	lsls	r3, r3, #15
 8001972:	4998      	ldr	r1, [pc, #608]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001974:	4313      	orrs	r3, r2
 8001976:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8001978:	4b96      	ldr	r3, [pc, #600]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a95      	ldr	r2, [pc, #596]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 800197e:	f043 0310 	orr.w	r3, r3, #16
 8001982:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001984:	f7fe fea2 	bl	80006cc <HAL_GetTick>
 8001988:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800198c:	f7fe fe9e 	bl	80006cc <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e18b      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800199e:	4b8d      	ldr	r3, [pc, #564]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0320 	and.w	r3, r3, #32
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0f0      	beq.n	800198c <HAL_RCC_OscConfig+0xa80>
 80019aa:	e018      	b.n	80019de <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80019ac:	4b89      	ldr	r3, [pc, #548]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a88      	ldr	r2, [pc, #544]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 80019b2:	f023 0310 	bic.w	r3, r3, #16
 80019b6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80019b8:	f7fe fe88 	bl	80006cc <HAL_GetTick>
 80019bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80019c0:	f7fe fe84 	bl	80006cc <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e171      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80019d2:	4b80      	ldr	r3, [pc, #512]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0320 	and.w	r3, r3, #32
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 8166 	beq.w	8001cb4 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ee:	4b79      	ldr	r3, [pc, #484]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	f000 80f2 	beq.w	8001be0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	f040 80c5 	bne.w	8001b90 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b73      	ldr	r3, [pc, #460]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a72      	ldr	r2, [pc, #456]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a10:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001a12:	f7fe fe5b 	bl	80006cc <HAL_GetTick>
 8001a16:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1a:	f7fe fe57 	bl	80006cc <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e144      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a2c:	4b69      	ldr	r3, [pc, #420]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f0      	bne.n	8001a1a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a38:	4b66      	ldr	r3, [pc, #408]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a3e:	f003 0304 	and.w	r3, r3, #4
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d111      	bne.n	8001a6a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	4b63      	ldr	r3, [pc, #396]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a4c:	4a61      	ldr	r2, [pc, #388]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001a56:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8001a64:	2301      	movs	r3, #1
 8001a66:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd8 <HAL_RCC_OscConfig+0xccc>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001a76:	d102      	bne.n	8001a7e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001a7e:	4b56      	ldr	r3, [pc, #344]	@ (8001bd8 <HAL_RCC_OscConfig+0xccc>)
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	4a55      	ldr	r2, [pc, #340]	@ (8001bd8 <HAL_RCC_OscConfig+0xccc>)
 8001a84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a88:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001a8a:	4b52      	ldr	r3, [pc, #328]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001a92:	f023 0303 	bic.w	r3, r3, #3
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001a9e:	3a01      	subs	r2, #1
 8001aa0:	0212      	lsls	r2, r2, #8
 8001aa2:	4311      	orrs	r1, r2
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	494a      	ldr	r1, [pc, #296]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ab0:	4b48      	ldr	r3, [pc, #288]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ab4:	4b49      	ldr	r3, [pc, #292]	@ (8001bdc <HAL_RCC_OscConfig+0xcd0>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001abc:	3a01      	subs	r2, #1
 8001abe:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ac6:	3a01      	subs	r2, #1
 8001ac8:	0252      	lsls	r2, r2, #9
 8001aca:	b292      	uxth	r2, r2
 8001acc:	4311      	orrs	r1, r2
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ad2:	3a01      	subs	r2, #1
 8001ad4:	0412      	lsls	r2, r2, #16
 8001ad6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8001ada:	4311      	orrs	r1, r2
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001ae0:	3a01      	subs	r2, #1
 8001ae2:	0612      	lsls	r2, r2, #24
 8001ae4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	493a      	ldr	r1, [pc, #232]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001af0:	4b38      	ldr	r3, [pc, #224]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af4:	4a37      	ldr	r2, [pc, #220]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001af6:	f023 0310 	bic.w	r3, r3, #16
 8001afa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b00:	4a34      	ldr	r2, [pc, #208]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001b06:	4b33      	ldr	r3, [pc, #204]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0a:	4a32      	ldr	r2, [pc, #200]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b0c:	f043 0310 	orr.w	r3, r3, #16
 8001b10:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001b12:	4b30      	ldr	r3, [pc, #192]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b16:	f023 020c 	bic.w	r2, r3, #12
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	492d      	ldr	r1, [pc, #180]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b20:	4313      	orrs	r3, r2
 8001b22:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8001b24:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd8 <HAL_RCC_OscConfig+0xccc>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	4a29      	ldr	r2, [pc, #164]	@ (8001bd8 <HAL_RCC_OscConfig+0xccc>)
 8001b32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b36:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001b38:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d107      	bne.n	8001b50 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001b40:	4b24      	ldr	r3, [pc, #144]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b46:	4a23      	ldr	r2, [pc, #140]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b48:	f023 0304 	bic.w	r3, r3, #4
 8001b4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8001b50:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b5a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001b5c:	f7fe fdb6 	bl	80006cc <HAL_GetTick>
 8001b60:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b64:	f7fe fdb2 	bl	80006cc <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e09f      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001b82:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b86:	4a13      	ldr	r2, [pc, #76]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b8c:	6293      	str	r3, [r2, #40]	@ 0x28
 8001b8e:	e091      	b.n	8001cb4 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001b90:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001b96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b9a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001b9c:	f7fe fd96 	bl	80006cc <HAL_GetTick>
 8001ba0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7fe fd92 	bl	80006cc <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e07f      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001bb6:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001bc2:	4b04      	ldr	r3, [pc, #16]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc6:	4a03      	ldr	r2, [pc, #12]	@ (8001bd4 <HAL_RCC_OscConfig+0xcc8>)
 8001bc8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001bcc:	f023 0303 	bic.w	r3, r3, #3
 8001bd0:	6293      	str	r3, [r2, #40]	@ 0x28
 8001bd2:	e06f      	b.n	8001cb4 <HAL_RCC_OscConfig+0xda8>
 8001bd4:	46020c00 	.word	0x46020c00
 8001bd8:	46020800 	.word	0x46020800
 8001bdc:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001be0:	4b37      	ldr	r3, [pc, #220]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001be6:	4b36      	ldr	r3, [pc, #216]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bea:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d039      	beq.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f003 0203 	and.w	r2, r3, #3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d132      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	0a1b      	lsrs	r3, r3, #8
 8001c06:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d129      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d122      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c2c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d11a      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	0a5b      	lsrs	r3, r3, #9
 8001c36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d111      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	0c1b      	lsrs	r3, r3, #16
 8001c48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c50:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d108      	bne.n	8001c68 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	0e1b      	lsrs	r3, r3, #24
 8001c5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c62:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d001      	beq.n	8001c6c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e024      	b.n	8001cb6 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c70:	08db      	lsrs	r3, r3, #3
 8001c72:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d01a      	beq.n	8001cb4 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c82:	4a0f      	ldr	r2, [pc, #60]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001c84:	f023 0310 	bic.w	r3, r3, #16
 8001c88:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8a:	f7fe fd1f 	bl	80006cc <HAL_GetTick>
 8001c8e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001c90:	bf00      	nop
 8001c92:	f7fe fd1b 	bl	80006cc <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d0f9      	beq.n	8001c92 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca2:	4a07      	ldr	r2, [pc, #28]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cac:	4a04      	ldr	r2, [pc, #16]	@ (8001cc0 <HAL_RCC_OscConfig+0xdb4>)
 8001cae:	f043 0310 	orr.w	r3, r3, #16
 8001cb2:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3738      	adds	r7, #56	@ 0x38
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	46020c00 	.word	0x46020c00

08001cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e1d9      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd8:	4b9b      	ldr	r3, [pc, #620]	@ (8001f48 <HAL_RCC_ClockConfig+0x284>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 030f 	and.w	r3, r3, #15
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d910      	bls.n	8001d08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce6:	4b98      	ldr	r3, [pc, #608]	@ (8001f48 <HAL_RCC_ClockConfig+0x284>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f023 020f 	bic.w	r2, r3, #15
 8001cee:	4996      	ldr	r1, [pc, #600]	@ (8001f48 <HAL_RCC_ClockConfig+0x284>)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf6:	4b94      	ldr	r3, [pc, #592]	@ (8001f48 <HAL_RCC_ClockConfig+0x284>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e1c1      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d010      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	695a      	ldr	r2, [r3, #20]
 8001d18:	4b8c      	ldr	r3, [pc, #560]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d908      	bls.n	8001d36 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001d24:	4b89      	ldr	r3, [pc, #548]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	4986      	ldr	r1, [pc, #536]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d012      	beq.n	8001d68 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	691a      	ldr	r2, [r3, #16]
 8001d46:	4b81      	ldr	r3, [pc, #516]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	091b      	lsrs	r3, r3, #4
 8001d4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d909      	bls.n	8001d68 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001d54:	4b7d      	ldr	r3, [pc, #500]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	497a      	ldr	r1, [pc, #488]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d010      	beq.n	8001d96 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	4b74      	ldr	r3, [pc, #464]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d908      	bls.n	8001d96 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001d84:	4b71      	ldr	r3, [pc, #452]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d86:	6a1b      	ldr	r3, [r3, #32]
 8001d88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	496e      	ldr	r1, [pc, #440]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d010      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	4b69      	ldr	r3, [pc, #420]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d908      	bls.n	8001dc4 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001db2:	4b66      	ldr	r3, [pc, #408]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	f023 020f 	bic.w	r2, r3, #15
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	4963      	ldr	r1, [pc, #396]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80d2 	beq.w	8001f76 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d143      	bne.n	8001e66 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b5b      	ldr	r3, [pc, #364]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d110      	bne.n	8001e0e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001dec:	4b57      	ldr	r3, [pc, #348]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df2:	4a56      	ldr	r2, [pc, #344]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001dfc:	4b53      	ldr	r3, [pc, #332]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001e0e:	f7fe fc5d 	bl	80006cc <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001e14:	4b4e      	ldr	r3, [pc, #312]	@ (8001f50 <HAL_RCC_ClockConfig+0x28c>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00f      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001e20:	e008      	b.n	8001e34 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001e22:	f7fe fc53 	bl	80006cc <HAL_GetTick>
 8001e26:	4602      	mov	r2, r0
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e12b      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001e34:	4b46      	ldr	r3, [pc, #280]	@ (8001f50 <HAL_RCC_ClockConfig+0x28c>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0f0      	beq.n	8001e22 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001e40:	7dfb      	ldrb	r3, [r7, #23]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e46:	4b41      	ldr	r3, [pc, #260]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e4e:	f023 0304 	bic.w	r3, r3, #4
 8001e52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001e56:	4b3d      	ldr	r3, [pc, #244]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d121      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e112      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d107      	bne.n	8001e7e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e6e:	4b37      	ldr	r3, [pc, #220]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d115      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e106      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d107      	bne.n	8001e96 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001e86:	4b31      	ldr	r3, [pc, #196]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d109      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e0fa      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e96:	4b2d      	ldr	r3, [pc, #180]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0f2      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001ea6:	4b29      	ldr	r3, [pc, #164]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f023 0203 	bic.w	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4926      	ldr	r1, [pc, #152]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001eb8:	f7fe fc08 	bl	80006cc <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	d112      	bne.n	8001eec <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec6:	e00a      	b.n	8001ede <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec8:	f7fe fc00 	bl	80006cc <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e0d6      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ede:	4b1b      	ldr	r3, [pc, #108]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
 8001ee6:	2b0c      	cmp	r3, #12
 8001ee8:	d1ee      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x204>
 8001eea:	e044      	b.n	8001f76 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d112      	bne.n	8001f1a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ef4:	e00a      	b.n	8001f0c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef6:	f7fe fbe9 	bl	80006cc <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e0bf      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d1ee      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0x232>
 8001f18:	e02d      	b.n	8001f76 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d123      	bne.n	8001f6a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f24:	f7fe fbd2 	bl	80006cc <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e0a8      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f3a:	4b04      	ldr	r3, [pc, #16]	@ (8001f4c <HAL_RCC_ClockConfig+0x288>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1ee      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x260>
 8001f46:	e016      	b.n	8001f76 <HAL_RCC_ClockConfig+0x2b2>
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	46020c00 	.word	0x46020c00
 8001f50:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f54:	f7fe fbba 	bl	80006cc <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e090      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d1ee      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d010      	beq.n	8001fa4 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	4b43      	ldr	r3, [pc, #268]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	f003 030f 	and.w	r3, r3, #15
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d208      	bcs.n	8001fa4 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001f92:	4b40      	ldr	r3, [pc, #256]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	f023 020f 	bic.w	r2, r3, #15
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	493d      	ldr	r1, [pc, #244]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8002098 <HAL_RCC_ClockConfig+0x3d4>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 030f 	and.w	r3, r3, #15
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d210      	bcs.n	8001fd4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb2:	4b39      	ldr	r3, [pc, #228]	@ (8002098 <HAL_RCC_ClockConfig+0x3d4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 020f 	bic.w	r2, r3, #15
 8001fba:	4937      	ldr	r1, [pc, #220]	@ (8002098 <HAL_RCC_ClockConfig+0x3d4>)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fc2:	4b35      	ldr	r3, [pc, #212]	@ (8002098 <HAL_RCC_ClockConfig+0x3d4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d001      	beq.n	8001fd4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e05b      	b.n	800208c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0304 	and.w	r3, r3, #4
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d010      	beq.n	8002002 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68da      	ldr	r2, [r3, #12]
 8001fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d208      	bcs.n	8002002 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001ff0:	4b28      	ldr	r3, [pc, #160]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4925      	ldr	r1, [pc, #148]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b00      	cmp	r3, #0
 800200c:	d012      	beq.n	8002034 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	691a      	ldr	r2, [r3, #16]
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	091b      	lsrs	r3, r3, #4
 8002018:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800201c:	429a      	cmp	r2, r3
 800201e:	d209      	bcs.n	8002034 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002020:	4b1c      	ldr	r3, [pc, #112]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	011b      	lsls	r3, r3, #4
 800202e:	4919      	ldr	r1, [pc, #100]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8002030:	4313      	orrs	r3, r2
 8002032:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0310 	and.w	r3, r3, #16
 800203c:	2b00      	cmp	r3, #0
 800203e:	d010      	beq.n	8002062 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8002046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002048:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800204c:	429a      	cmp	r2, r3
 800204e:	d208      	bcs.n	8002062 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002050:	4b10      	ldr	r3, [pc, #64]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 8002052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002054:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	490d      	ldr	r1, [pc, #52]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 800205e:	4313      	orrs	r3, r2
 8002060:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002062:	f000 f821 	bl	80020a8 <HAL_RCC_GetSysClockFreq>
 8002066:	4602      	mov	r2, r0
 8002068:	4b0a      	ldr	r3, [pc, #40]	@ (8002094 <HAL_RCC_ClockConfig+0x3d0>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	490a      	ldr	r1, [pc, #40]	@ (800209c <HAL_RCC_ClockConfig+0x3d8>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
 8002078:	4a09      	ldr	r2, [pc, #36]	@ (80020a0 <HAL_RCC_ClockConfig+0x3dc>)
 800207a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800207c:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_ClockConfig+0x3e0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7fe fa99 	bl	80005b8 <HAL_InitTick>
 8002086:	4603      	mov	r3, r0
 8002088:	73fb      	strb	r3, [r7, #15]

  return status;
 800208a:	7bfb      	ldrb	r3, [r7, #15]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	46020c00 	.word	0x46020c00
 8002098:	40022000 	.word	0x40022000
 800209c:	0800245c 	.word	0x0800245c
 80020a0:	20000000 	.word	0x20000000
 80020a4:	20000004 	.word	0x20000004

080020a8 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b08b      	sub	sp, #44	@ 0x2c
 80020ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020b6:	4b78      	ldr	r3, [pc, #480]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c0:	4b75      	ldr	r3, [pc, #468]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0x34>
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	2b0c      	cmp	r3, #12
 80020d4:	d121      	bne.n	800211a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d11e      	bne.n	800211a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80020dc:	4b6e      	ldr	r3, [pc, #440]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d107      	bne.n	80020f8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80020e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020ee:	0b1b      	lsrs	r3, r3, #12
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80020f6:	e005      	b.n	8002104 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80020f8:	4b67      	ldr	r3, [pc, #412]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	0f1b      	lsrs	r3, r3, #28
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002104:	4a65      	ldr	r2, [pc, #404]	@ (800229c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d110      	bne.n	8002136 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002118:	e00d      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800211a:	4b5f      	ldr	r3, [pc, #380]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 030c 	and.w	r3, r3, #12
 8002122:	2b04      	cmp	r3, #4
 8002124:	d102      	bne.n	800212c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002126:	4b5e      	ldr	r3, [pc, #376]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002128:	623b      	str	r3, [r7, #32]
 800212a:	e004      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	2b08      	cmp	r3, #8
 8002130:	d101      	bne.n	8002136 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002132:	4b5b      	ldr	r3, [pc, #364]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002134:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	2b0c      	cmp	r3, #12
 800213a:	f040 80a5 	bne.w	8002288 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800213e:	4b56      	ldr	r3, [pc, #344]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002142:	f003 0303 	and.w	r3, r3, #3
 8002146:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002148:	4b53      	ldr	r3, [pc, #332]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800214a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214c:	0a1b      	lsrs	r3, r3, #8
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	3301      	adds	r3, #1
 8002154:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002156:	4b50      	ldr	r3, [pc, #320]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	091b      	lsrs	r3, r3, #4
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002162:	4b4d      	ldr	r3, [pc, #308]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002166:	08db      	lsrs	r3, r3, #3
 8002168:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	fb02 f303 	mul.w	r3, r2, r3
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800217a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d003      	beq.n	800218c <HAL_RCC_GetSysClockFreq+0xe4>
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	2b03      	cmp	r3, #3
 8002188:	d022      	beq.n	80021d0 <HAL_RCC_GetSysClockFreq+0x128>
 800218a:	e043      	b.n	8002214 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002196:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80022a4 <HAL_RCC_GetSysClockFreq+0x1fc>
 800219a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800219e:	4b3e      	ldr	r3, [pc, #248]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021a6:	ee07 3a90 	vmov	s15, r3
 80021aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80021ae:	ed97 6a01 	vldr	s12, [r7, #4]
 80021b2:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80022a8 <HAL_RCC_GetSysClockFreq+0x200>
 80021b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80021be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80021ce:	e046      	b.n	800225e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021da:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80022a4 <HAL_RCC_GetSysClockFreq+0x1fc>
 80021de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021ea:	ee07 3a90 	vmov	s15, r3
 80021ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80021f2:	ed97 6a01 	vldr	s12, [r7, #4]
 80021f6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80022a8 <HAL_RCC_GetSysClockFreq+0x200>
 80021fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002206:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800220a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800220e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002212:	e024      	b.n	800225e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002216:	ee07 3a90 	vmov	s15, r3
 800221a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	ee07 3a90 	vmov	s15, r3
 8002224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002228:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800222c:	4b1a      	ldr	r3, [pc, #104]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800222e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002234:	ee07 3a90 	vmov	s15, r3
 8002238:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800223c:	ed97 6a01 	vldr	s12, [r7, #4]
 8002240:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80022a8 <HAL_RCC_GetSysClockFreq+0x200>
 8002244:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002248:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800224c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002250:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002258:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800225c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800225e:	4b0e      	ldr	r3, [pc, #56]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002262:	0e1b      	lsrs	r3, r3, #24
 8002264:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002268:	3301      	adds	r3, #1
 800226a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	ee07 3a90 	vmov	s15, r3
 8002272:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002276:	edd7 6a07 	vldr	s13, [r7, #28]
 800227a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800227e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002282:	ee17 3a90 	vmov	r3, s15
 8002286:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002288:	6a3b      	ldr	r3, [r7, #32]
}
 800228a:	4618      	mov	r0, r3
 800228c:	372c      	adds	r7, #44	@ 0x2c
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	46020c00 	.word	0x46020c00
 800229c:	0800246c 	.word	0x0800246c
 80022a0:	00f42400 	.word	0x00f42400
 80022a4:	4b742400 	.word	0x4b742400
 80022a8:	46000000 	.word	0x46000000

080022ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80022b0:	f7ff fefa 	bl	80020a8 <HAL_RCC_GetSysClockFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <HAL_RCC_GetHCLKFreq+0x28>)
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	4906      	ldr	r1, [pc, #24]	@ (80022d8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80022c0:	5ccb      	ldrb	r3, [r1, r3]
 80022c2:	fa22 f303 	lsr.w	r3, r2, r3
 80022c6:	4a05      	ldr	r2, [pc, #20]	@ (80022dc <HAL_RCC_GetHCLKFreq+0x30>)
 80022c8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80022ca:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <HAL_RCC_GetHCLKFreq+0x30>)
 80022cc:	681b      	ldr	r3, [r3, #0]
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	46020c00 	.word	0x46020c00
 80022d8:	0800245c 	.word	0x0800245c
 80022dc:	20000000 	.word	0x20000000

080022e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022e8:	4b3e      	ldr	r3, [pc, #248]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80022f6:	f7fe fdeb 	bl	8000ed0 <HAL_PWREx_GetVoltageRange>
 80022fa:	6178      	str	r0, [r7, #20]
 80022fc:	e019      	b.n	8002332 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022fe:	4b39      	ldr	r3, [pc, #228]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002300:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002304:	4a37      	ldr	r2, [pc, #220]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002306:	f043 0304 	orr.w	r3, r3, #4
 800230a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800230e:	4b35      	ldr	r3, [pc, #212]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002310:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800231c:	f7fe fdd8 	bl	8000ed0 <HAL_PWREx_GetVoltageRange>
 8002320:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002322:	4b30      	ldr	r3, [pc, #192]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002324:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002328:	4a2e      	ldr	r2, [pc, #184]	@ (80023e4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800232a:	f023 0304 	bic.w	r3, r3, #4
 800232e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002338:	d003      	beq.n	8002342 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002340:	d109      	bne.n	8002356 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002348:	d202      	bcs.n	8002350 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800234a:	2301      	movs	r3, #1
 800234c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800234e:	e033      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002350:	2300      	movs	r3, #0
 8002352:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002354:	e030      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800235c:	d208      	bcs.n	8002370 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002364:	d102      	bne.n	800236c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002366:	2303      	movs	r3, #3
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	e025      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e035      	b.n	80023dc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002376:	d90f      	bls.n	8002398 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002384:	d902      	bls.n	800238c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
 800238a:	e015      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800238c:	2301      	movs	r3, #1
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	e012      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002392:	2300      	movs	r3, #0
 8002394:	613b      	str	r3, [r7, #16]
 8002396:	e00f      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800239e:	d109      	bne.n	80023b4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023a6:	d102      	bne.n	80023ae <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80023a8:	2301      	movs	r3, #1
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	e004      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80023ae:	2302      	movs	r3, #2
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	e001      	b.n	80023b8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80023b4:	2301      	movs	r3, #1
 80023b6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023b8:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f023 020f 	bic.w	r2, r3, #15
 80023c0:	4909      	ldr	r1, [pc, #36]	@ (80023e8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80023c8:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 030f 	and.w	r3, r3, #15
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d001      	beq.n	80023da <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	46020c00 	.word	0x46020c00
 80023e8:	40022000 	.word	0x40022000

080023ec <memset>:
 80023ec:	4402      	add	r2, r0
 80023ee:	4603      	mov	r3, r0
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d100      	bne.n	80023f6 <memset+0xa>
 80023f4:	4770      	bx	lr
 80023f6:	f803 1b01 	strb.w	r1, [r3], #1
 80023fa:	e7f9      	b.n	80023f0 <memset+0x4>

080023fc <__libc_init_array>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	4d0d      	ldr	r5, [pc, #52]	@ (8002434 <__libc_init_array+0x38>)
 8002400:	2600      	movs	r6, #0
 8002402:	4c0d      	ldr	r4, [pc, #52]	@ (8002438 <__libc_init_array+0x3c>)
 8002404:	1b64      	subs	r4, r4, r5
 8002406:	10a4      	asrs	r4, r4, #2
 8002408:	42a6      	cmp	r6, r4
 800240a:	d109      	bne.n	8002420 <__libc_init_array+0x24>
 800240c:	4d0b      	ldr	r5, [pc, #44]	@ (800243c <__libc_init_array+0x40>)
 800240e:	2600      	movs	r6, #0
 8002410:	4c0b      	ldr	r4, [pc, #44]	@ (8002440 <__libc_init_array+0x44>)
 8002412:	f000 f817 	bl	8002444 <_init>
 8002416:	1b64      	subs	r4, r4, r5
 8002418:	10a4      	asrs	r4, r4, #2
 800241a:	42a6      	cmp	r6, r4
 800241c:	d105      	bne.n	800242a <__libc_init_array+0x2e>
 800241e:	bd70      	pop	{r4, r5, r6, pc}
 8002420:	f855 3b04 	ldr.w	r3, [r5], #4
 8002424:	3601      	adds	r6, #1
 8002426:	4798      	blx	r3
 8002428:	e7ee      	b.n	8002408 <__libc_init_array+0xc>
 800242a:	f855 3b04 	ldr.w	r3, [r5], #4
 800242e:	3601      	adds	r6, #1
 8002430:	4798      	blx	r3
 8002432:	e7f2      	b.n	800241a <__libc_init_array+0x1e>
 8002434:	0800252c 	.word	0x0800252c
 8002438:	0800252c 	.word	0x0800252c
 800243c:	0800252c 	.word	0x0800252c
 8002440:	08002530 	.word	0x08002530

08002444 <_init>:
 8002444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002446:	bf00      	nop
 8002448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800244a:	bc08      	pop	{r3}
 800244c:	469e      	mov	lr, r3
 800244e:	4770      	bx	lr

08002450 <_fini>:
 8002450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002452:	bf00      	nop
 8002454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002456:	bc08      	pop	{r3}
 8002458:	469e      	mov	lr, r3
 800245a:	4770      	bx	lr
