Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 17 20:34:47 2025
| Host         : Davide-Samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file KittCar_timing_summary_routed.rpt -pb KittCar_timing_summary_routed.pb -rpx KittCar_timing_summary_routed.rpx -warn_on_violation
| Design       : KittCar
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: leds_sr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: leds_sr_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.986        0.000                      0                   80        0.179        0.000                      0                   80        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.986        0.000                      0                   80        0.179        0.000                      0                   80        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 3.755ns (53.193%)  route 3.304ns (46.807%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.810    counter_reg[40]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.133 r  counter_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.133    counter_reg[44]_i_1_n_6
    SLICE_X10Y33         FDCE                                         r  counter_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  counter_reg[45]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.109    15.119    counter_reg[45]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.747ns (53.140%)  route 3.304ns (46.860%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.810    counter_reg[40]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.125 r  counter_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.125    counter_reg[44]_i_1_n_4
    SLICE_X10Y33         FDCE                                         r  counter_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  counter_reg[47]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.109    15.119    counter_reg[47]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 3.671ns (52.629%)  route 3.304ns (47.371%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.810    counter_reg[40]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.049 r  counter_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.049    counter_reg[44]_i_1_n_5
    SLICE_X10Y33         FDCE                                         r  counter_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  counter_reg[46]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.109    15.119    counter_reg[46]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.651ns (52.493%)  route 3.304ns (47.507%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.810    counter_reg[40]_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.029 r  counter_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.029    counter_reg[44]_i_1_n_7
    SLICE_X10Y33         FDCE                                         r  counter_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.444    14.785    clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  counter_reg[44]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y33         FDCE (Setup_fdce_C_D)        0.109    15.119    counter_reg[44]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 3.638ns (52.404%)  route 3.304ns (47.596%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.016 r  counter_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.016    counter_reg[40]_i_1_n_6
    SLICE_X10Y32         FDCE                                         r  counter_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  counter_reg[41]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    15.118    counter_reg[41]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 3.630ns (52.349%)  route 3.304ns (47.651%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.008 r  counter_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.008    counter_reg[40]_i_1_n_4
    SLICE_X10Y32         FDCE                                         r  counter_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  counter_reg[43]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    15.118    counter_reg[43]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.554ns (51.821%)  route 3.304ns (48.179%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.932 r  counter_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.932    counter_reg[40]_i_1_n_5
    SLICE_X10Y32         FDCE                                         r  counter_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  counter_reg[42]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    15.118    counter_reg[42]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 3.534ns (51.680%)  route 3.304ns (48.320%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.693    counter_reg[36]_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.912 r  counter_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.912    counter_reg[40]_i_1_n_7
    SLICE_X10Y32         FDCE                                         r  counter_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    clk_IBUF_BUFG
    SLICE_X10Y32         FDCE                                         r  counter_reg[40]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDCE (Setup_fdce_C_D)        0.109    15.118    counter_reg[40]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.521ns (51.588%)  route 3.304ns (48.412%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.899 r  counter_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.899    counter_reg[36]_i_1_n_6
    SLICE_X10Y31         FDCE                                         r  counter_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  counter_reg[37]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    15.116    counter_reg[37]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.513ns (51.531%)  route 3.304ns (48.469%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X10Y22         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  counter_reg[3]/Q
                         net (fo=3, routed)           0.990     6.581    counter_reg[3]
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.705 r  leds_sr[15]_i_58/O
                         net (fo=1, routed)           0.000     6.705    leds_sr[15]_i_58_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.255 r  leds_sr_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.255    leds_sr_reg[15]_i_43_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  leds_sr_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.369    leds_sr_reg[15]_i_34_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  leds_sr_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.483    leds_sr_reg[15]_i_25_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  leds_sr_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.597    leds_sr_reg[15]_i_16_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  leds_sr_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.711    leds_sr_reg[15]_i_7_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 f  leds_sr_reg[15]_i_4/CO[3]
                         net (fo=67, routed)          2.305    10.131    load
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.255 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000    10.255    counter[0]_i_4_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.631 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.631    counter_reg[0]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    counter_reg[4]_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.874    counter_reg[8]_i_1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.991    counter_reg[12]_i_1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.108    counter_reg[16]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    counter_reg[20]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    counter_reg[24]_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    counter_reg[28]_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.576    counter_reg[32]_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  counter_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.891    counter_reg[36]_i_1_n_4
    SLICE_X10Y31         FDCE                                         r  counter_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  counter_reg[39]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDCE (Setup_fdce_C_D)        0.109    15.116    counter_reg[39]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  3.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 leds_sr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.453%)  route 0.127ns (40.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  leds_sr_reg[11]/Q
                         net (fo=4, routed)           0.127     1.738    led_OBUF[11]
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  leds_sr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.783    p_1_in[10]
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.121     1.604    leds_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 leds_sr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  leds_sr_reg[2]/Q
                         net (fo=4, routed)           0.120     1.729    led_OBUF[2]
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  leds_sr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    p_1_in[1]
    SLICE_X1Y21          FDCE                                         r  leds_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  leds_sr_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091     1.572    leds_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 leds_sr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.324%)  route 0.122ns (39.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  leds_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  leds_sr_reg[1]/Q
                         net (fo=4, routed)           0.122     1.731    led_OBUF[1]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.776 r  leds_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    p_1_in[2]
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.091     1.572    leds_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 leds_sr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.180%)  route 0.122ns (36.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  leds_sr_reg[13]/Q
                         net (fo=4, routed)           0.122     1.756    led_OBUF[13]
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  leds_sr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.801    p_1_in[12]
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[12]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.092     1.575    leds_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 leds_sr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.285%)  route 0.177ns (48.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  leds_sr_reg[12]/Q
                         net (fo=4, routed)           0.177     1.788    led_OBUF[12]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  leds_sr[13]_i_1/O
                         net (fo=1, routed)           0.000     1.833    p_1_in[13]
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[13]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120     1.603    leds_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 leds_sr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.488%)  route 0.190ns (50.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  leds_sr_reg[4]/Q
                         net (fo=4, routed)           0.190     1.800    led_OBUF[4]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  leds_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_1_in[3]
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.092     1.574    leds_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 leds_sr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.191%)  route 0.192ns (50.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  leds_sr_reg[7]/Q
                         net (fo=4, routed)           0.192     1.802    led_OBUF[7]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  leds_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.847    p_1_in[8]
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  leds_sr_reg[8]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.092     1.574    leds_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 leds_sr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.902%)  route 0.172ns (45.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  leds_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  leds_sr_reg[10]/Q
                         net (fo=4, routed)           0.172     1.806    led_OBUF[10]
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  leds_sr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_1_in[11]
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  leds_sr_reg[11]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.091     1.574    leds_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 leds_sr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  leds_sr_reg[4]/Q
                         net (fo=4, routed)           0.186     1.796    led_OBUF[4]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  leds_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    p_1_in[5]
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.092     1.561    leds_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 leds_sr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.432%)  route 0.190ns (50.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  leds_sr_reg[7]/Q
                         net (fo=4, routed)           0.190     1.800    led_OBUF[7]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  leds_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_1_in[6]
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  leds_sr_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.092     1.561    leds_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y24   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y25   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   counter_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y24   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y25   counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   counter_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   counter_reg[31]/C



