\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+Abstract\+Raw\+Counter} }{\pageref{structCounterWidthExtender_1_1AbstractRawCounter}}{}
\item\contentsline{section}{\textbf{ Aggregator} }{\pageref{classAggregator}}{}
\item\contentsline{section}{\textbf{ Asynchron\+Counter\+State} }{\pageref{classAsynchronCounterState}}{}
\item\contentsline{section}{\textbf{ basic\+\_\+socketbuf$<$ S\+I\+Z\+E, Char\+T, Traits $>$} }{\pageref{classbasic__socketbuf}}{}
\item\contentsline{section}{\textbf{ basic\+\_\+socketstream$<$ Char\+T, Traits $>$} }{\pageref{classbasic__socketstream}}{}
\item\contentsline{section}{\textbf{ Basic\+Counter\+State} \\*Basic core counter state }{\pageref{classBasicCounterState}}{}
\item\contentsline{section}{\textbf{ bdf} }{\pageref{structbdf}}{}
\item\contentsline{section}{\textbf{ Beckton\+Uncore\+P\+M\+U\+C\+N\+T\+C\+T\+L\+Register} }{\pageref{structBecktonUncorePMUCNTCTLRegister}}{}
\item\contentsline{section}{\textbf{ Beckton\+Uncore\+P\+M\+U\+Z\+D\+P\+C\+T\+L\+F\+V\+C\+Register} }{\pageref{structBecktonUncorePMUZDPCTLFVCRegister}}{}
\item\contentsline{section}{\textbf{ Bromolow\+Platform} }{\pageref{classBromolowPlatform}}{}
\item\contentsline{section}{\textbf{ Client\+BW} }{\pageref{classClientBW}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+Client\+Imc\+Reads\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientImcReadsCounter}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+Client\+Imc\+Writes\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientImcWritesCounter}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+Client\+Io\+Requests\+Counter} }{\pageref{structCounterWidthExtender_1_1ClientIoRequestsCounter}}{}
\item\contentsline{section}{\textbf{ Client\+Uncore} }{\pageref{classClientUncore}}{}
\item\contentsline{section}{\textbf{ Core} }{\pageref{classCore}}{}
\item\contentsline{section}{\textbf{ core\+\_\+info} }{\pageref{structcore__info}}{}
\item\contentsline{section}{\textbf{ Core\+Counter\+State} \\*(Logical) core-\/wide counter state }{\pageref{classCoreCounterState}}{}
\item\contentsline{section}{\textbf{ Core\+Event} }{\pageref{structCoreEvent}}{}
\item\contentsline{section}{\textbf{ Core\+Task\+Queue} }{\pageref{classCoreTaskQueue}}{}
\item\contentsline{section}{\textbf{ counter} }{\pageref{structcounter}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender} }{\pageref{classCounterWidthExtender}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+Register} }{\pageref{classCounterWidthExtenderRegister}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+::\+Custom\+Core\+Event\+Description} \\*Custom \doxyref{Core}{p.}{classCore} event description }{\pageref{structPCM_1_1CustomCoreEventDescription}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+::\+Custom\+I\+I\+O\+Event\+Description} }{\pageref{structPCM_1_1CustomIIOEventDescription}}{}
\item\contentsline{section}{\textbf{ data} }{\pageref{structdata}}{}
\item\contentsline{section}{\textbf{ date} }{\pageref{classdate}}{}
\item\contentsline{section}{\textbf{ datetime} }{\pageref{classdatetime}}{}
\item\contentsline{section}{\textbf{ Event\+Select\+Register} }{\pageref{structEventSelectRegister}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+::\+Extended\+Custom\+Core\+Event\+Description} \\*Extended custom core event description }{\pageref{structPCM_1_1ExtendedCustomCoreEventDescription}}{}
\item\contentsline{section}{\textbf{ Fixed\+Event\+Control\+Register} }{\pageref{structFixedEventControlRegister}}{}
\item\contentsline{section}{\textbf{ Grantley\+Platform} }{\pageref{classGrantleyPlatform}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Connection} }{\pageref{classHTTPConnection}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Header} }{\pageref{classHTTPHeader}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Header\+Properties} }{\pageref{classHTTPHeaderProperties}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Message} }{\pageref{classHTTPMessage}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Method\+Properties} }{\pageref{classHTTPMethodProperties}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Request} }{\pageref{classHTTPRequest}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Response} }{\pageref{classHTTPResponse}}{}
\item\contentsline{section}{\textbf{ H\+T\+T\+P\+Server} }{\pageref{classHTTPServer}}{}
\item\contentsline{section}{\textbf{ H\+W\+Register} }{\pageref{classHWRegister}}{}
\item\contentsline{section}{\textbf{ Hyper\+Thread} }{\pageref{classHyperThread}}{}
\item\contentsline{section}{\textbf{ iio\+\_\+skx} }{\pageref{structiio__skx}}{}
\item\contentsline{section}{\textbf{ I\+I\+O\+P\+M\+U\+C\+N\+T\+C\+T\+L\+Register} }{\pageref{structIIOPMUCNTCTLRegister}}{}
\item\contentsline{section}{\textbf{ Indent} }{\pageref{classIndent}}{}
\item\contentsline{section}{\textbf{ Instance\+Lock} }{\pageref{classInstanceLock}}{}
\item\contentsline{section}{\textbf{ I\+Platform} }{\pageref{classIPlatform}}{}
\item\contentsline{section}{\textbf{ J\+S\+O\+N\+Printer} }{\pageref{classJSONPrinter}}{}
\item\contentsline{section}{\textbf{ Lambda\+Job$<$ Return\+Type $>$} }{\pageref{classLambdaJob}}{}
\item\contentsline{section}{\textbf{ Legacy\+Platform} }{\pageref{classLegacyPlatform}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+M\+B\+L\+Counter} }{\pageref{structCounterWidthExtender_1_1MBLCounter}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+M\+B\+T\+Counter} }{\pageref{structCounterWidthExtender_1_1MBTCounter}}{}
\item\contentsline{section}{\textbf{ M\+C\+F\+G\+Header} }{\pageref{structMCFGHeader}}{}
\item\contentsline{section}{\textbf{ M\+C\+F\+G\+Record} }{\pageref{structMCFGRecord}}{}
\item\contentsline{section}{\textbf{ memdata} }{\pageref{structmemdata}}{}
\item\contentsline{section}{\textbf{ M\+M\+I\+O\+Register32} }{\pageref{classMMIORegister32}}{}
\item\contentsline{section}{\textbf{ M\+M\+I\+O\+Register64} }{\pageref{classMMIORegister64}}{}
\item\contentsline{section}{\textbf{ Msr\+Handle} }{\pageref{classMsrHandle}}{}
\item\contentsline{section}{\textbf{ Counter\+Width\+Extender\+::\+Msr\+Handle\+Counter} }{\pageref{structCounterWidthExtender_1_1MsrHandleCounter}}{}
\item\contentsline{section}{\textbf{ M\+S\+R\+Register} }{\pageref{classMSRRegister}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+\_\+\+Util\+::\+Mutex} }{\pageref{classPCM__Util_1_1Mutex}}{}
\item\contentsline{section}{\textbf{ null\+\_\+stream} }{\pageref{structnull__stream}}{}
\item\contentsline{section}{\textbf{ pci} }{\pageref{structpci}}{}
\item\contentsline{section}{\textbf{ P\+C\+I\+C\+F\+G\+Register32} }{\pageref{classPCICFGRegister32}}{}
\item\contentsline{section}{\textbf{ P\+C\+I\+C\+F\+G\+Register64} }{\pageref{classPCICFGRegister64}}{}
\item\contentsline{section}{\textbf{ Pci\+Handle} }{\pageref{classPciHandle}}{}
\item\contentsline{section}{\textbf{ Pci\+HandleM} }{\pageref{classPciHandleM}}{}
\item\contentsline{section}{\textbf{ Pci\+Handle\+MM} }{\pageref{classPciHandleMM}}{}
\item\contentsline{section}{\textbf{ P\+CM} \\*C\+PU Performance Monitor }{\pageref{classPCM}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+\_\+\+C\+P\+U\+I\+D\+\_\+\+I\+N\+FO} }{\pageref{unionPCM__CPUID__INFO}}{}
\item\contentsline{section}{\textbf{ Periodic\+Counter\+Fetcher} }{\pageref{classPeriodicCounterFetcher}}{}
\item\contentsline{section}{\textbf{ Prometheus\+Printer} }{\pageref{classPrometheusPrinter}}{}
\item\contentsline{section}{\textbf{ Purley\+Platform} }{\pageref{classPurleyPlatform}}{}
\item\contentsline{section}{\textbf{ res\+\_\+core} }{\pageref{structres__core}}{}
\item\contentsline{section}{\textbf{ res\+\_\+uncore} }{\pageref{structres__uncore}}{}
\item\contentsline{section}{\textbf{ s\+\_\+expect} }{\pageref{classs__expect}}{}
\item\contentsline{section}{\textbf{ Safe\+Msr\+Handle} }{\pageref{classSafeMsrHandle}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+\_\+\+Util\+::\+Mutex\+::\+Scope} }{\pageref{classPCM__Util_1_1Mutex_1_1Scope}}{}
\item\contentsline{section}{\textbf{ Server} }{\pageref{classServer}}{}
\item\contentsline{section}{\textbf{ Server\+P\+C\+I\+C\+F\+G\+Uncore} \\*Object to access uncore counters in a socket/processor with microarchitecture codename Sandy\+Bridge-\/\+EP (Jaketown) or Ivytown-\/\+EP or Ivytown-\/\+EX }{\pageref{classServerPCICFGUncore}}{}
\item\contentsline{section}{\textbf{ Server\+Uncore} }{\pageref{classServerUncore}}{}
\item\contentsline{section}{\textbf{ Server\+Uncore\+Counter\+State} \\*\doxyref{Server}{p.}{classServer} uncore power counter state }{\pageref{classServerUncoreCounterState}}{}
\item\contentsline{section}{\textbf{ Signal\+Handler} }{\pageref{classSignalHandler}}{}
\item\contentsline{section}{\textbf{ Simple\+Counter\+State} }{\pageref{classSimpleCounterState}}{}
\item\contentsline{section}{\textbf{ P\+C\+M\+::\+Simple\+P\+C\+Ie\+Dev\+Info} }{\pageref{structPCM_1_1SimplePCIeDevInfo}}{}
\item\contentsline{section}{\textbf{ Socket} }{\pageref{classSocket}}{}
\item\contentsline{section}{\textbf{ socket\+\_\+info\+\_\+pci} }{\pageref{structsocket__info__pci}}{}
\item\contentsline{section}{\textbf{ socket\+\_\+info\+\_\+uncore} }{\pageref{structsocket__info__uncore}}{}
\item\contentsline{section}{\textbf{ Socket\+Counter\+State} \\*Socket-\/wide counter state }{\pageref{classSocketCounterState}}{}
\item\contentsline{section}{\textbf{ Stacked\+Bar\+Item} }{\pageref{structStackedBarItem}}{}
\item\contentsline{section}{\textbf{ System\+Counter\+State} \\*System-\/wide counter state }{\pageref{classSystemCounterState}}{}
\item\contentsline{section}{\textbf{ System\+Object} }{\pageref{classSystemObject}}{}
\item\contentsline{section}{\textbf{ System\+Root} }{\pageref{classSystemRoot}}{}
\item\contentsline{section}{\textbf{ T} }{\pageref{structT}}{}
\item\contentsline{section}{\textbf{ Target} }{\pageref{classTarget}}{}
\item\contentsline{section}{\textbf{ Temporal\+Thread\+Affinity} }{\pageref{classTemporalThreadAffinity}}{}
\item\contentsline{section}{\textbf{ Thread\+Pool} }{\pageref{classThreadPool}}{}
\item\contentsline{section}{\textbf{ Topology\+Entry} }{\pageref{structTopologyEntry}}{}
\item\contentsline{section}{\textbf{ T\+S\+X\+Event} }{\pageref{structTSXEvent}}{}
\item\contentsline{section}{\textbf{ Uncore} }{\pageref{classUncore}}{}
\item\contentsline{section}{\textbf{ Uncore\+Counter\+State} \\*Basic uncore counter state }{\pageref{classUncoreCounterState}}{}
\item\contentsline{section}{\textbf{ Uncore\+Event\+Select\+Register} }{\pageref{structUncoreEventSelectRegister}}{}
\item\contentsline{section}{\textbf{ Uncore\+P\+MU} }{\pageref{classUncorePMU}}{}
\item\contentsline{section}{\textbf{ U\+RL} }{\pageref{structURL}}{}
\item\contentsline{section}{\textbf{ Visitor} }{\pageref{classVisitor}}{}
\item\contentsline{section}{\textbf{ Work} }{\pageref{classWork}}{}
\item\contentsline{section}{\textbf{ Work\+Queue} }{\pageref{classWorkQueue}}{}
\end{DoxyCompactList}
