// Seed: 3205702481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7 = id_6;
  id_8 :
  assert property (@(posedge 1) 1)
  else id_2 <= 1;
  wire id_9;
  wire id_10;
  tri1 id_11;
  assign id_10 = id_10;
  wire id_12;
  int id_14 = id_11, id_15 = 1;
  assign id_3 = 1;
  assign id_8 = 1 ? 1 : id_4 ? id_11 : 1 == id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1)
    if (1) id_13 <= 1'h0;
    else begin
      id_10[1] = id_20;
    end
  reg  id_24;
  wire id_25;
  wor  id_26 = 1;
  module_0(
      id_20, id_13, id_4, id_9, id_8, id_19
  );
  wire id_27;
  always @(1);
  assign id_4  = 1'h0;
  assign id_13 = 1;
  always @(posedge id_18 or posedge 1) begin
    id_5[1] <= 1;
  end
  always @(1 or posedge 1 or id_3 or negedge 1 or posedge id_9) begin
    id_24 <= 0 ^ id_27;
  end
endmodule
