{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632606774510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632606774527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 25 18:52:54 2021 " "Processing started: Sat Sep 25 18:52:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632606774527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606774527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula8 -c aula8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula8 -c aula8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606774528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632606776818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794959 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794966 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_entrada1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_entrada1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_entrada1-comportamento " "Found design unit 1: registradorGenerico_entrada1-comportamento" {  } { { "registradorGenerico_entrada1.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico_entrada1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794972 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_entrada1 " "Found entity 1: registradorGenerico_entrada1" {  } { { "registradorGenerico_entrada1.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico_entrada1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794976 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlag-comportamento " "Found design unit 1: registradorFlag-comportamento" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorFlag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794994 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlag " "Found entity 1: registradorFlag" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorFlag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606794994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606794994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-arch_name " "Found design unit 1: porta_and-arch_name" {  } { { "porta_and.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/porta_and.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795000 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/porta_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenericojump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenericojump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoJUMP-comportamento " "Found design unit 1: muxGenericoJUMP-comportamento" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenericoJUMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795005 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoJUMP " "Found entity 1: muxGenericoJUMP" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenericoJUMP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795009 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_jump-comportamento " "Found design unit 1: mux_jump-comportamento" {  } { { "mux_jump.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/mux_jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_jump " "Found entity 1: mux_jump" {  } { { "mux_jump.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/mux_jump.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795028 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_de_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_de_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logica_de_desvio-arch_name " "Found design unit 1: Logica_de_desvio-arch_name" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/logica_de_desvio.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logica_de_desvio " "Found entity 1: Logica_de_desvio" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/logica_de_desvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_retorno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file end_retorno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 end_retorno-comportamento " "Found design unit 1: end_retorno-comportamento" {  } { { "end_retorno.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/end_retorno.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795059 ""} { "Info" "ISGN_ENTITY_NAME" "1 end_retorno " "Found entity 1: end_retorno" {  } { { "end_retorno.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/end_retorno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795069 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador3x8-arch_name " "Found design unit 1: decodificador3x8-arch_name" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador3x8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795092 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador3x8 " "Found entity 1: decodificador3x8" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador2-arch_name " "Found design unit 1: decodificador2-arch_name" {  } { { "decodificador2.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795114 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador2 " "Found entity 1: decodificador2" {  } { { "decodificador2.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795123 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-arquitetura " "Found design unit 1: cpu-arquitetura" {  } { { "cpu.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/cpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795144 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795144 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" aula8.vhd(160) " "VHDL syntax error at aula8.vhd(160) near text \";\";  expecting \")\", or \",\"" {  } { { "aula8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd" 160 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795205 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" aula8.vhd(168) " "VHDL syntax error at aula8.vhd(168) near text \";\";  expecting \")\", or \",\"" {  } { { "aula8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd" 168 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" aula8.vhd(176) " "VHDL syntax error at aula8.vhd(176) near text \";\";  expecting \")\", or \",\"" {  } { { "aula8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd" 176 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" aula8.vhd(184) " "VHDL syntax error at aula8.vhd(184) near text \";\";  expecting \")\", or \",\"" {  } { { "aula8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795207 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" aula8.vhd(192) " "VHDL syntax error at aula8.vhd(192) near text \";\";  expecting \")\", or \",\"" {  } { { "aula8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd" 192 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aula8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795219 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorsegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificadorsegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificadorSegmentos-comportamento " "Found design unit 1: decodificadorSegmentos-comportamento" {  } { { "decodificadorSegmentos.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificadorSegmentos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795231 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificadorSegmentos " "Found entity 1: decodificadorSegmentos" {  } { { "decodificadorSegmentos.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificadorSegmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador4-comportamento " "Found design unit 1: registrador4-comportamento" {  } { { "registrador4.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registrador4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795239 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador4 " "Found entity 1: registrador4" {  } { { "registrador4.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registrador4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State3-comportamento " "Found design unit 1: State3-comportamento" {  } { { "State3.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795246 ""} { "Info" "ISGN_ENTITY_NAME" "1 State3 " "Found entity 1: State3" {  } { { "State3.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State3_8-comportamento " "Found design unit 1: State3_8-comportamento" {  } { { "State3_8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795253 ""} { "Info" "ISGN_ENTITY_NAME" "1 State3_8 " "Found entity 1: State3_8" {  } { { "State3_8.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_key0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_key0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_key0-comportamento " "Found design unit 1: registrador_key0-comportamento" {  } { { "registrador_key0.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registrador_key0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795260 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_key0 " "Found entity 1: registrador_key0" {  } { { "registrador_key0.vhd" "" { Text "C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registrador_key0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632606795260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632606795830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 25 18:53:15 2021 " "Processing ended: Sat Sep 25 18:53:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632606795830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632606795830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632606795830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632606795830 ""}
