#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  9 18:29:53 2026
# Process ID: 17104
# Current directory: D:/University/251/DA/SHAKE256
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12104 D:\University\251\DA\SHAKE256\SHAKE256.xpr
# Log file: D:/University/251/DA/SHAKE256/vivado.log
# Journal file: D:/University/251/DA/SHAKE256\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 8276 MB
#-----------------------------------------------------------
start_gui
open_project D:/University/251/DA/SHAKE256/SHAKE256.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Apps/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/University/251/DA/SHAKE256/SHAKE256.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1164.254 ; gain = 167.500
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU TESTCASE PHUC T?P ===

[Thong bao] Da bat dau nhan ket qua...
[Out 0] Raw: 4277a4a8
[Out 1] Raw: 4a2bd36e
[Out 2] Raw: 18cb332b
[Out 3] Raw: 31b2b2fc
[Out 4] Raw: 0b784cd8
[Out 5] Raw: b2f8c47c
[Out 6] Raw: 9b0b9cd1
[Out 7] Raw: 0a15d453
[Out 8] Raw: 3b280724
[Out 9] Raw: 914ae2ca

=== HOAN THANH DIEN TAP ===
$finish called at time : 5975 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1169.906 ; gain = 5.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU TESTCASE PHUC T?P ===

[Thong bao] Da bat dau nhan ket qua...
[Out 0] Raw: 73f027cf
[Out 1] Raw: b2205365
[Out 2] Raw: 9b4c0bea
[Out 3] Raw: 5b4d3f08
[Out 4] Raw: 685ce106
[Out 5] Raw: 2231c95e
[Out 6] Raw: 9b7bfda7
[Out 7] Raw: 27f78464
[Out 8] Raw: 806d6773
[Out 9] Raw: e7a05846

=== HOAN THANH DIEN TAP ===
$finish called at time : 5975 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.816 ; gain = 9.910
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1179.816 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 19096 KB (Peak: 19096 KB), Simulation CPU Usage: 14140 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU TESTCASE PHUC T?P ===

[Thong bao] Da bat dau nhan ket qua...
[Out 0] Raw: 4277a4a8
[Out 1] Raw: 4a2bd36e
[Out 2] Raw: 18cb332b
[Out 3] Raw: 31b2b2fc
[Out 4] Raw: 0b784cd8
[Out 5] Raw: b2f8c47c
[Out 6] Raw: 9b0b9cd1
[Out 7] Raw: 0a15d453
[Out 8] Raw: 3b280724
[Out 9] Raw: 914ae2ca

=== HOAN THANH DIEN TAP ===
$finish called at time : 5975 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1194.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU TESTCASE PHUC T?P ===

[Thong bao] Da bat dau nhan ket qua...
[Out 0] Raw: 322428b9
[Out 1] Raw: 589b21bd
[Out 2] Raw: 68f3c2b7
[Out 3] Raw: e6ae8cfc
[Out 4] Raw: 60e9c0a3
[Out 5] Raw: 3ca1f987
[Out 6] Raw: 34a0f6eb
[Out 7] Raw: 2444f313
[Out 8] Raw: 868f6f98
[Out 9] Raw: 4bf29d57

=== HOAN THANH DIEN TAP ===
$finish called at time : 5975 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1194.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU TESTCASE PHUC T?P ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== BAT DAU DIEN TAP: KIEM TRA DO TREO ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1197.297 ; gain = 2.488
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1197.297 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 18992 KB (Peak: 18992 KB), Simulation CPU Usage: 16140 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== DIEN TAP CUONG BUC (FORCE PUSH) ===
[He thong] Da cuong buc nap xong. Dang doi ket qua...
[Out 0] Raw: addb3cc7
[Out 1] Raw: ec95ec91
[Out 2] Raw: d7d9dd36
[Out 3] Raw: b2517c8b
[Out 4] Raw: bc64d85f
[Out 5] Raw: 205b65be
[Out 6] Raw: 77ccb4ce
[Out 7] Raw: edbb12d2
[Out 8] Raw: bedbbd81
[Out 9] Raw: f7724939

=== KET THUC MO PHONG ===
$finish called at time : 10310 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1197.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cshake_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cshake_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cshake_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/keccak_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/state_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ram
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:122]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:228]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:278]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/THUAN/Downloads/shake256/state_ram.v:379]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/stateram_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateram_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transform
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/THUAN/Downloads/shake256/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cshake_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cshake_tb_behav xil_defaultlib.cshake_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.rc
Compiling module xil_defaultlib.transform
Compiling module xil_defaultlib.stateram_inference_default
Compiling module xil_defaultlib.stateram_inference(i=1)
Compiling module xil_defaultlib.stateram_inference(i=2)
Compiling module xil_defaultlib.stateram_inference(i=3)
Compiling module xil_defaultlib.stateram_inference(i=4)
Compiling module xil_defaultlib.stateram_inference(i=5)
Compiling module xil_defaultlib.stateram_inference(i=6)
Compiling module xil_defaultlib.stateram_inference(i=7)
Compiling module xil_defaultlib.stateram_inference(i=8)
Compiling module xil_defaultlib.stateram_inference(i=9)
Compiling module xil_defaultlib.stateram_inference(i=10)
Compiling module xil_defaultlib.stateram_inference(i=11)
Compiling module xil_defaultlib.stateram_inference(i=12)
Compiling module xil_defaultlib.stateram_inference(i=13)
Compiling module xil_defaultlib.stateram_inference(i=14)
Compiling module xil_defaultlib.stateram_inference(i=15)
Compiling module xil_defaultlib.stateram_inference(i=16)
Compiling module xil_defaultlib.stateram_inference(i=17)
Compiling module xil_defaultlib.stateram_inference(i=18)
Compiling module xil_defaultlib.stateram_inference(i=19)
Compiling module xil_defaultlib.stateram_inference(i=20)
Compiling module xil_defaultlib.stateram_inference(i=21)
Compiling module xil_defaultlib.stateram_inference(i=22)
Compiling module xil_defaultlib.stateram_inference(i=23)
Compiling module xil_defaultlib.stateram_inference(i=24)
Compiling module xil_defaultlib.state_ram_default
Compiling module xil_defaultlib.data_path_default
Compiling module xil_defaultlib.keccak_top
Compiling module xil_defaultlib.cshake_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cshake_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/University/251/DA/SHAKE256/SHAKE256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cshake_tb_behav -key {Behavioral:sim_1:Functional:cshake_tb} -tclbatch {cshake_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cshake_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns

=== DIEN TAP CUONG BUC (FORCE PUSH) ===
[He thong] Da cuong buc nap xong. Dang doi ket qua...
[Out 0] Raw: 68e60e22

=== KET THUC MO PHONG ===
$finish called at time : 10230 ns : File "C:/Users/THUAN/Downloads/shake256/tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cshake_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1202.105 ; gain = 4.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  9 19:36:43 2026...
