Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Jan 28 22:21:21 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_drc -file NV_nvdla_drc_opted.rpt -pb NV_nvdla_drc_opted.pb -rpx NV_nvdla_drc_opted.rpx
| Design       : NV_nvdla
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 313
+-------------+------------------+-------------------------------------------------------------+------------+
| Rule        | Severity         | Description                                                 | Violations |
+-------------+------------------+-------------------------------------------------------------+------------+
| UTLZ-1      | Error            | Resource utilization                                        | 2          |
| NSTD-1      | Critical Warning | Unspecified I/O Standard                                    | 1          |
| UCIO-1      | Critical Warning | Unconstrained Logical Port                                  | 1          |
| CHECK-3     | Warning          | Report rule limit reached                                   | 2          |
| DPIP-1      | Warning          | Input pipelining                                            | 52         |
| DPOP-1      | Warning          | PREG Output pipelining                                      | 15         |
| DPOP-2      | Warning          | MREG Output pipelining                                      | 33         |
| DPOR-1      | Warning          | Asynchronous load check                                     | 65         |
| DPREG-4     | Warning          | DSP48E1_PregDynOpmodeZmuxP:                                 | 1          |
| IOCNT-1     | Warning          | Number of IOs                                               | 1          |
| IOSR-1      | Warning          | IOB set reset sharing                                       | 1          |
| PLHOLDVIO-2 | Warning          | Non-Optimal connections which could lead to hold violations | 98         |
| REQP-1839   | Warning          | RAMB36 async control check                                  | 20         |
| REQP-1840   | Warning          | RAMB18 async control check                                  | 20         |
| ZPS7-1      | Warning          | PS7 block required                                          | 1          |
+-------------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
UTLZ-1#1 Error
Resource utilization  - PBlock:ROOT
LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 76953 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#2 Error
Resource utilization  - PBlock:ROOT
Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 77325 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

NSTD-1#1 Critical Warning
Unspecified I/O Standard  
336 out of 336 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: csb2nvdla_addr[15:0], csb2nvdla_wdat[31:0], nvdla2csb_data[31:0], nvdla_core2dbb_ar_araddr[31:0], nvdla_core2dbb_ar_arid[7:0], nvdla_core2dbb_ar_arlen[3:0], nvdla_core2dbb_aw_awaddr[31:0], nvdla_core2dbb_aw_awid[7:0], nvdla_core2dbb_aw_awlen[3:0], nvdla_core2dbb_b_bid[2], nvdla_core2dbb_b_bid[1], nvdla_core2dbb_b_bid[0], nvdla_core2dbb_r_rdata[63:0], nvdla_core2dbb_r_rid[3], nvdla_core2dbb_r_rid[2] (the first 15 of 44 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
336 out of 336 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: csb2nvdla_addr[15:0], csb2nvdla_wdat[31:0], nvdla2csb_data[31:0], nvdla_core2dbb_ar_araddr[31:0], nvdla_core2dbb_ar_arid[7:0], nvdla_core2dbb_ar_arlen[3:0], nvdla_core2dbb_aw_awaddr[31:0], nvdla_core2dbb_aw_awid[7:0], nvdla_core2dbb_aw_awlen[3:0], nvdla_core2dbb_b_bid[2], nvdla_core2dbb_b_bid[1], nvdla_core2dbb_b_bid[0], nvdla_core2dbb_r_rdata[63:0], nvdla_core2dbb_r_rid[3], nvdla_core2dbb_r_rid[2] (the first 15 of 44 listed).
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout input u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch input u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch input u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required input u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required input u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 input u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 input u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic input u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic input u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w input u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w input u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w input u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value input u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout input u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0 input u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout output u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out output u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff output u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff output u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value output u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 output u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 output u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout output u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0 output u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic multiplier stage u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w multiplier stage u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout multiplier stage u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out multiplier stage u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 multiplier stage u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 multiplier stage u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0 multiplier stage u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff multiplier stage u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff multiplier stage u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value multiplier stage u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0 multiplier stage u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[11], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[11], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[11], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[12], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[12], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[12], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[13], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[13], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[13], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[14], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[14], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[14], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[7], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[7], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[7], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[8], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[8], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[8], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[9], u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[9], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[9], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[15], u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[0], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#35 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[10], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#36 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[11], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#37 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[12], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#38 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[13], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#39 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[14], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#40 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[1], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#41 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[2], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#42 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[3], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#43 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[4], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#44 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[5], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#45 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[6], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#46 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[7], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#47 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[8], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#48 Warning
Asynchronous load check  
DSP u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w output is connected to registers with an asynchronous reset (u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[9], u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#49 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#50 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#51 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#52 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#53 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#54 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#55 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#56 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#57 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#58 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#59 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#60 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#61 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#62 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#63 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#64 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#65 Warning
Asynchronous load check  
DSP u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/p_1_out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

IOCNT-1#1 Warning
Number of IOs  
The design contains 336 unplaced I/O ports while the target device, xc7z020clg400-1, has 125 remaining available user I/O pins. This DRC assumes that all ports which do not drive MGT pins should be placed on user I/O pins. To correct this issue:
1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.
2. Check the top-level ports of the design to ensure the correct number of ports are specified.
3. Consider design changes to reduce the number of user I/O pins needed.

Related violations: <none>

IOSR-1#1 Warning
IOB set reset sharing  
IO global_clk_ovr_on connects to flops which have these u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0, u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_1, u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_a/u_NV_NVDLA_cacc/u_slcg_cell_0/nvdla_core_clk_slcg_0/p_clkgate/i_sum_pd[34]_i_3 is driving clock pin of 848 cells. This could lead to large hold time violations. Involved cells are:
u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sat_sel_reg, u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sat_vld_reg, u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[0], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[10], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[11], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[12], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[13], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[14], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[15], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[16], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[17], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[18], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[19], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[1], u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_sum_pd_reg[20] (the first 15 of 848 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1 is driving clock pin of 658 cells. This could lead to large hold time violations. Involved cells are:
u_partition_a/u_NV_NVDLA_cacc/M_reg_0_i_5, u_partition_a/u_NV_NVDLA_cacc/M_reg_0_i_6, u_partition_a/u_NV_NVDLA_cacc/M_reg_0_i_7, u_partition_a/u_NV_NVDLA_cacc/M_reg_0_i_8, u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/abuf_rd_en_d1_reg, u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0, u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_1, u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_2, u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_3, u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg, u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0], u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1], u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2], u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[3], u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr_reg[0] (the first 15 of 658 listed)
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2__0 is driving clock pin of 1461 cells. This could lead to large hold time violations. Involved cells are:
entry_required_i_19, req_addr_grain_base_reg[28]_i_4, u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/FSM_sequential_cur_state_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[11], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[12], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[13], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[14], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[15], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[16], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[17], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[18], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[19], u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[20] (the first 15 of 1461 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/mul_dout_i_1__7 is driving clock pin of 74 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout, u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[7], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout, u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[4] (the first 15 of 74 listed)
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__5 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_req_int_i_2 is driving clock pin of 938 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0_reg[9], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[10], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100_reg[9], u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff101_reg[0] (the first 15 of 938 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/lat_wr_adr[2]_i_2__0 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg, u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_p_reg, u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_busy_int_reg, u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[0], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[1], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[2], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[3], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[4], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[5], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[6], u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/wr_adr[1]_i_2 is driving clock pin of 71 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[0], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[10], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[13], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[14], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[15], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[16], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[17], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[18], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[19], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[1], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[2], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[3], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[7], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[8], u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[9] (the first 15 of 71 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/wr_adr[1]_i_2__0 is driving clock pin of 131 cells. This could lead to large hold time violations. Involved cells are:
u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[0], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[10], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[11], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[12], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[13], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[17], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[18], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[19], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[1], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[20], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[21], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[22], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[23], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[24], u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[25] (the first 15 of 131 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_ma/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_1 is driving clock pin of 1528 cells. This could lead to large hold time violations. Involved cells are:
u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[0], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[10], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[11], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[12], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[13], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[14], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[15], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[16], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[17], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[18], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[19], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[1], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[20], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[21], u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[22] (the first 15 of 1528 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_mb/u_NV_NVDLA_cmac/in_rt_dat_pvld_d1_i_1 is driving clock pin of 1520 cells. This could lead to large hold time violations. Involved cells are:
u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[0], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[10], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[11], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[12], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[13], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[14], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[15], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[16], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[17], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[18], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[19], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[1], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[20], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[21], u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0_reg[22] (the first 15 of 1520 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/lat_wr_adr[2]_i_2 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg, u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_p_reg, u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_2 is driving clock pin of 805 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg, u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[10], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[11], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[12], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[13], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[14], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[15], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[16], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[17], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[19], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[21] (the first 15 of 805 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__0 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__1 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__2 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__3 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__4 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__5 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/ro_rd_pvld_int_i_2__6 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/cmd_fifo_rd_count_p[2]_i_3 is driving clock pin of 72 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[10], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[11], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[12], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[14], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[15], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[16], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_pd_reg[3] (the first 15 of 72 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/data_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_adr_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_pvld_int_reg (the first 15 of 30 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/info_wr_count[6]_i_3 is driving clock pin of 30 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_adr_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p_reg[6], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_pvld_int_reg (the first 15 of 30 listed)
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/intpinfo_wr_count[4]_i_3 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_pvld_int_reg, u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_adr_reg[3] (the first 15 of 22 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__10 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__11 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__12 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__13 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__14 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__7 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__8 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__9 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/sumpd_wr_count[5]_i_3 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_adr_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_pvld_int_reg, u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_wr_adr_reg[1] (the first 15 of 26 listed)
Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_intr_fifo/intr_fifo_rd_pd_o_reg, u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_intr_fifo/intr_fifo_rd_pvld_int_o_reg
Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgate/p_clkgate/gray[2]_i_2__0 is driving clock pin of 59 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[0], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[10], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[11], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[12], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[13], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[14], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[15], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[16], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[17], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[18], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[19], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[1], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[20], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[21], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[22] (the first 15 of 59 listed)
Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_2__0 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1__1 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/q_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/q_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d0_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d1_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/q_reg
Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_2 is driving clock pin of 209 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[22] (the first 15 of 209 listed)
Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync1/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2 is driving clock pin of 39 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[0], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[10], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[11], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[12], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[13], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[14], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[15], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[16], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[17], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[18], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[19], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[1], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[20], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[21], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[22] (the first 15 of 39 listed)
Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_rcv_gate/p_clkgate/d0_i_1__3 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/q_reg
Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgate/p_clkgate/gray[1]_i_2__0 is driving clock pin of 72 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[22] (the first 15 of 72 listed)
Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_1__0 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/src_d_f_reg, u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync1/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__0 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__1 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__2 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__3 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__4 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__5 is driving clock pin of 268 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[20], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[21], u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0_reg[22] (the first 15 of 268 listed)
Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2 is driving clock pin of 392 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[3], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[4], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[5], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[6], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[7], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[8], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[3], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[4], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[5] (the first 15 of 392 listed)
Related violations: <none>

PLHOLDVIO-2#56 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd2_credits_ne0_i_3 is driving clock pin of 87 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[3], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[4], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[5], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[6], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[7], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[8], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_ne0_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[3] (the first 15 of 87 listed)
Related violations: <none>

PLHOLDVIO-2#57 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_2 is driving clock pin of 272 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[11] (the first 15 of 272 listed)
Related violations: <none>

PLHOLDVIO-2#58 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_2__0 is driving clock pin of 272 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_pvld_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0_reg[11] (the first 15 of 272 listed)
Related violations: <none>

PLHOLDVIO-2#59 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/nvdla_core_clk_mgate/p_clkgate/dfifo_rd_adr[1]_i_2__1 is driving clock pin of 272 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_pvld_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_count_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_count_reg[1], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_count_reg[2], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0_reg[11] (the first 15 of 272 listed)
Related violations: <none>

PLHOLDVIO-2#60 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___215 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#61 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___216 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#62 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___217 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#63 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___218 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#64 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___219 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#65 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___220 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#66 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___221 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#67 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___222 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[6], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0_reg[7], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10_reg[6] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#68 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___223 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg, u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_p_reg, u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#69 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_slcg/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_mc_dma_rd_req_rdy_f_i_2 is driving clock pin of 958 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg, u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[10], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[11], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[12], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[13], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[14], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[15], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[16], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[17], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[18], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[19], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[20], u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd_reg[21] (the first 15 of 958 listed)
Related violations: <none>

PLHOLDVIO-2#70 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/pdp_info_out_pvld_int_i_2 is driving clock pin of 124 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_busy_int_reg, u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_count_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p_reg[3] (the first 15 of 124 listed)
Related violations: <none>

PLHOLDVIO-2#71 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[79]_i_2 is driving clock pin of 49 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_rd_count_reg, u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_busy_int_reg, u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/cmd_fifo_wr_count_reg, u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[10], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[11], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[12], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[13], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[14], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[15], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[16], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[17], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[18], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[19], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_ff0_reg[1] (the first 15 of 49 listed)
Related violations: <none>

PLHOLDVIO-2#72 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__23 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#73 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__24 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#74 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__25 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#75 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__26 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#76 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__27 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#77 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__28 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#78 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__29 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#79 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_slcg_core/nvdla_core_clk_slcg_0/p_clkgate/ram_ff0[7]_i_2__30 is driving clock pin of 288 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_adr_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[3], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[4], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_count_p_reg[5], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd_reg[0], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd_reg[1], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd_reg[2], u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd_reg[3] (the first 15 of 288 listed)
Related violations: <none>

PLHOLDVIO-2#80 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2__0 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_intr_fifo/intr_fifo_rd_pd_o_reg, u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_intr_fifo/intr_fifo_rd_pvld_int_o_reg
Related violations: <none>

PLHOLDVIO-2#81 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_1__6 is driving clock pin of 503 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22] (the first 15 of 503 listed)
Related violations: <none>

PLHOLDVIO-2#82 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_1/p_clkgate/p1_pipe_valid_i_1__7 is driving clock pin of 503 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21], u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[22] (the first 15 of 503 listed)
Related violations: <none>

PLHOLDVIO-2#83 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___326 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#84 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___327 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#85 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___328 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#86 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___329 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#87 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___522 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_adr_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#88 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___523 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_adr_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ig2cq_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#89 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___524 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#90 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___525 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#91 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___810 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_busy_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#92 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___811 is driving clock pin of 67 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[12] (the first 15 of 67 listed)
Related violations: <none>

PLHOLDVIO-2#93 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___812 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[5], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[6] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#94 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___813 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg, u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#95 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/dma_fifo_adr[1]_i_2 is driving clock pin of 183 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg, u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[12] (the first 15 of 183 listed)
Related violations: <none>

PLHOLDVIO-2#96 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__58 is driving clock pin of 701 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[18], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[19], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[20], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[21], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[22] (the first 15 of 701 listed)
Related violations: <none>

PLHOLDVIO-2#97 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/spt_fifo_adr[1]_i_2 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[1], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[2], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[3], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[4], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[5], u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[6] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#98 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2__1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg, u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[6] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[7] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[1]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[8] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[2]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[9] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[3]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ENARDEN (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/pwropt) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ENARDEN (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/pwropt) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ENBWREN (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/WEBWE[7] (net: u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[10] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[6]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[4] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[0]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[5] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[1]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[6] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[2]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[7] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[3]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[8] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[4]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[9] (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[5]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENARDEN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_3[0]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_busy_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENARDEN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_3[0]) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_req_in_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_p_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[10] (net: u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[6]) which is driven by a register (u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[11] (net: u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[7]) which is driven by a register (u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[9] (net: u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[5]) which is driven by a register (u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


