=====
SETUP
2.224
16.192
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0
16.192
=====
SETUP
2.335
16.081
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
16.081
=====
SETUP
2.335
16.081
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
16.081
=====
SETUP
2.335
16.081
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0
16.081
=====
SETUP
2.335
16.081
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0
16.081
=====
SETUP
2.362
16.054
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
16.054
=====
SETUP
2.362
16.054
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
16.054
=====
SETUP
2.362
16.054
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0
16.054
=====
SETUP
2.362
16.054
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
16.054
=====
SETUP
2.367
16.049
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
16.049
=====
SETUP
2.367
16.049
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
16.049
=====
SETUP
2.408
16.008
18.416
u_sdram/ff_sdr_read_data_9_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_1_s
8.666
9.183
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.039
10.410
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.410
10.445
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.445
10.915
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s7
11.099
11.561
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.563
12.016
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.676
13.231
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s2
13.649
14.219
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
14.394
14.847
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
15.045
15.507
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
16.008
=====
SETUP
1.292
17.162
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_2_s
15.348
15.801
u_z80/ff_di_reg_2_s0
17.162
=====
SETUP
1.313
17.142
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_3_s
15.336
15.789
u_z80/ff_di_reg_3_s0
17.142
=====
SETUP
1.369
17.086
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_5_s
15.348
15.801
u_z80/ff_dinst_5_s0
17.086
=====
SETUP
1.378
17.076
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_5_s
15.348
15.801
u_z80/ff_di_reg_5_s0
17.076
=====
SETUP
1.389
17.065
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_3_s
15.336
15.789
u_z80/ff_dinst_3_s0
17.065
=====
SETUP
1.392
17.062
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_4_s
15.348
15.719
u_z80/ff_di_reg_4_s0
17.062
=====
SETUP
1.443
17.011
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_1_s
15.170
15.541
u_z80/ff_dinst_1_s0
17.011
=====
SETUP
1.495
16.959
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_2_s
15.348
15.801
u_z80/ff_dinst_2_s0
16.959
=====
SETUP
1.571
16.883
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_4_s
15.348
15.719
u_z80/ff_dinst_4_s0
16.883
=====
SETUP
1.641
16.813
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/n281_s5
14.264
14.635
u_z80/d_Z_1_s
15.170
15.541
u_z80/ff_di_reg_1_s0
16.813
=====
SETUP
2.294
16.160
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/d_Z_7_s
14.328
14.845
u_z80/ff_di_reg_7_s0
16.160
=====
SETUP
2.363
16.092
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/d_Z_0_s2
14.255
14.772
u_z80/ff_dinst_0_s0
16.092
=====
SETUP
2.501
15.954
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n2626_s4
8.189
8.744
u_z80/n191_s10
10.406
10.961
u_z80/d_Z_7_s19
11.464
12.034
u_z80/d_Z_7_s11
12.035
12.605
u_z80/d_Z_7_s23
12.778
13.149
u_z80/d_Z_7_s0
13.153
13.524
u_z80/d_Z_0_s2
14.255
14.772
u_z80/ff_di_reg_0_s0
15.954
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.074
6.475
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.074
6.475
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.074
6.475
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.076
6.477
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.477
=====
HOLD
0.202
6.603
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.603
=====
HOLD
0.202
6.603
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.603
=====
HOLD
0.202
6.603
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.603
=====
HOLD
0.205
6.475
6.270
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_address_5_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.232
6.502
6.270
u_z80/u_cz80/ff_a_5_s0
6.152
6.354
u_rom/w_rom_q_7_s2
6.502
=====
HOLD
0.242
6.643
6.401
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.643
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.475
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_2_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.475
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.475
=====
HOLD
0.315
6.477
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_15_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.477
