
../repos/coreutils/src/realpath:     file format elf32-littlearm


Disassembly of section .init:

00010c8c <.init>:
   10c8c:	push	{r3, lr}
   10c90:	bl	113b0 <strspn@plt+0x488>
   10c94:	pop	{r3, pc}

Disassembly of section .plt:

00010c98 <calloc@plt-0x14>:
   10c98:	push	{lr}		; (str lr, [sp, #-4]!)
   10c9c:	ldr	lr, [pc, #4]	; 10ca8 <calloc@plt-0x4>
   10ca0:	add	lr, pc, lr
   10ca4:	ldr	pc, [lr, #8]!
   10ca8:	andeq	r6, r1, r8, asr r3

00010cac <calloc@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #856]!	; 0x358

00010cb8 <fputs_unlocked@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #848]!	; 0x350

00010cc4 <raise@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #840]!	; 0x348

00010cd0 <strcmp@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #832]!	; 0x340

00010cdc <fflush@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #824]!	; 0x338

00010ce8 <memmove@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #816]!	; 0x330

00010cf4 <free@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #808]!	; 0x328

00010d00 <faccessat@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #800]!	; 0x320

00010d0c <_exit@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #792]!	; 0x318

00010d18 <memcpy@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #784]!	; 0x310

00010d24 <mbsinit@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #776]!	; 0x308

00010d30 <memcmp@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #768]!	; 0x300

00010d3c <fputc_unlocked@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #760]!	; 0x2f8

00010d48 <dcgettext@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #752]!	; 0x2f0

00010d54 <realloc@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #744]!	; 0x2e8

00010d60 <textdomain@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #736]!	; 0x2e0

00010d6c <rawmemchr@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #728]!	; 0x2d8

00010d78 <iswprint@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #720]!	; 0x2d0

00010d84 <readlink@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #712]!	; 0x2c8

00010d90 <lseek64@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #704]!	; 0x2c0

00010d9c <__ctype_get_mb_cur_max@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #696]!	; 0x2b8

00010da8 <strcpy@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #688]!	; 0x2b0

00010db4 <__fpending@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #680]!	; 0x2a8

00010dc0 <ferror_unlocked@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #672]!	; 0x2a0

00010dcc <mbrtowc@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #664]!	; 0x298

00010dd8 <error@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #656]!	; 0x290

00010de4 <malloc@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #648]!	; 0x288

00010df0 <__libc_start_main@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #640]!	; 0x280

00010dfc <__freading@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #632]!	; 0x278

00010e08 <__gmon_start__@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #624]!	; 0x270

00010e14 <mempcpy@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #616]!	; 0x268

00010e20 <getopt_long@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #608]!	; 0x260

00010e2c <__ctype_b_loc@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #600]!	; 0x258

00010e38 <getcwd@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #592]!	; 0x250

00010e44 <exit@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #584]!	; 0x248

00010e50 <strlen@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #576]!	; 0x240

00010e5c <__errno_location@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #568]!	; 0x238

00010e68 <__cxa_atexit@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #90112	; 0x16000
   10e70:	ldr	pc, [ip, #560]!	; 0x230

00010e74 <memset@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #90112	; 0x16000
   10e7c:	ldr	pc, [ip, #552]!	; 0x228

00010e80 <__printf_chk@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #544]!	; 0x220

00010e8c <fileno@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #536]!	; 0x218

00010e98 <__fprintf_chk@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #528]!	; 0x210

00010ea4 <fclose@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #90112	; 0x16000
   10eac:	ldr	pc, [ip, #520]!	; 0x208

00010eb0 <fseeko64@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #90112	; 0x16000
   10eb8:	ldr	pc, [ip, #512]!	; 0x200

00010ebc <setlocale@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #90112	; 0x16000
   10ec4:	ldr	pc, [ip, #504]!	; 0x1f8

00010ec8 <strrchr@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #90112	; 0x16000
   10ed0:	ldr	pc, [ip, #496]!	; 0x1f0

00010ed4 <nl_langinfo@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #90112	; 0x16000
   10edc:	ldr	pc, [ip, #488]!	; 0x1e8

00010ee0 <bindtextdomain@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #90112	; 0x16000
   10ee8:	ldr	pc, [ip, #480]!	; 0x1e0

00010eec <__xstat64@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #90112	; 0x16000
   10ef4:	ldr	pc, [ip, #472]!	; 0x1d8

00010ef8 <fputs@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #90112	; 0x16000
   10f00:	ldr	pc, [ip, #464]!	; 0x1d0

00010f04 <strncmp@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #90112	; 0x16000
   10f0c:	ldr	pc, [ip, #456]!	; 0x1c8

00010f10 <abort@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #90112	; 0x16000
   10f18:	ldr	pc, [ip, #448]!	; 0x1c0

00010f1c <putchar_unlocked@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #90112	; 0x16000
   10f24:	ldr	pc, [ip, #440]!	; 0x1b8

00010f28 <strspn@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #90112	; 0x16000
   10f30:	ldr	pc, [ip, #432]!	; 0x1b0

Disassembly of section .text:

00010f38 <.text>:
   10f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f3c:	sub	sp, sp, #20
   10f40:	mov	r8, r1
   10f44:	str	r0, [sp, #12]
   10f48:	ldr	r0, [r1]
   10f4c:	bl	130cc <strspn@plt+0x21a4>
   10f50:	ldr	r1, [pc, #980]	; 1132c <strspn@plt+0x404>
   10f54:	mov	r0, #6
   10f58:	bl	10ebc <setlocale@plt>
   10f5c:	ldr	r1, [pc, #972]	; 11330 <strspn@plt+0x408>
   10f60:	ldr	r0, [pc, #972]	; 11334 <strspn@plt+0x40c>
   10f64:	bl	10ee0 <bindtextdomain@plt>
   10f68:	ldr	r0, [pc, #964]	; 11334 <strspn@plt+0x40c>
   10f6c:	bl	10d60 <textdomain@plt>
   10f70:	ldr	r0, [pc, #960]	; 11338 <strspn@plt+0x410>
   10f74:	bl	15d18 <strspn@plt+0x4df0>
   10f78:	mov	r5, #0
   10f7c:	ldr	r6, [pc, #952]	; 1133c <strspn@plt+0x414>
   10f80:	ldr	sl, [pc, #952]	; 11340 <strspn@plt+0x418>
   10f84:	ldr	fp, [pc, #952]	; 11344 <strspn@plt+0x41c>
   10f88:	mov	r7, r5
   10f8c:	mov	r4, #1
   10f90:	mov	r9, #0
   10f94:	str	r9, [sp]
   10f98:	ldr	r3, [pc, #936]	; 11348 <strspn@plt+0x420>
   10f9c:	ldr	r2, [pc, #936]	; 1134c <strspn@plt+0x424>
   10fa0:	mov	r1, r8
   10fa4:	ldr	r0, [sp, #12]
   10fa8:	bl	10e20 <getopt_long@plt>
   10fac:	cmn	r0, #1
   10fb0:	beq	110b4 <strspn@plt+0x18c>
   10fb4:	cmp	r0, #109	; 0x6d
   10fb8:	beq	11040 <strspn@plt+0x118>
   10fbc:	bgt	11000 <strspn@plt+0xd8>
   10fc0:	cmp	r0, #76	; 0x4c
   10fc4:	beq	1104c <strspn@plt+0x124>
   10fc8:	bgt	10fe8 <strspn@plt+0xc0>
   10fcc:	cmn	r0, #3
   10fd0:	beq	11084 <strspn@plt+0x15c>
   10fd4:	cmn	r0, #2
   10fd8:	moveq	r0, r9
   10fdc:	beq	10fe4 <strspn@plt+0xbc>
   10fe0:	mov	r0, #1
   10fe4:	bl	115f0 <strspn@plt+0x6c8>
   10fe8:	cmp	r0, #80	; 0x50
   10fec:	beq	1105c <strspn@plt+0x134>
   10ff0:	cmp	r0, #101	; 0x65
   10ff4:	bne	10fe0 <strspn@plt+0xb8>
   10ff8:	bic	r4, r4, #3
   10ffc:	b	10f90 <strspn@plt+0x68>
   11000:	cmp	r0, #122	; 0x7a
   11004:	beq	11070 <strspn@plt+0x148>
   11008:	bgt	11028 <strspn@plt+0x100>
   1100c:	cmp	r0, #113	; 0x71
   11010:	beq	11064 <strspn@plt+0x13c>
   11014:	cmp	r0, #115	; 0x73
   11018:	bne	10fe0 <strspn@plt+0xb8>
   1101c:	orr	r4, r4, #4
   11020:	strb	r9, [r6]
   11024:	b	10f90 <strspn@plt+0x68>
   11028:	cmp	r0, #256	; 0x100
   1102c:	beq	1107c <strspn@plt+0x154>
   11030:	cmp	r0, fp
   11034:	bne	10fe0 <strspn@plt+0xb8>
   11038:	ldr	r5, [sl]
   1103c:	b	10f90 <strspn@plt+0x68>
   11040:	bic	r4, r4, #3
   11044:	orr	r4, r4, #2
   11048:	b	10f90 <strspn@plt+0x68>
   1104c:	mov	r3, #1
   11050:	orr	r4, r4, #4
   11054:	strb	r3, [r6]
   11058:	b	10f90 <strspn@plt+0x68>
   1105c:	bic	r4, r4, #4
   11060:	b	11020 <strspn@plt+0xf8>
   11064:	ldr	r3, [pc, #740]	; 11350 <strspn@plt+0x428>
   11068:	strb	r9, [r3]
   1106c:	b	10f90 <strspn@plt+0x68>
   11070:	mov	r3, #1
   11074:	strb	r3, [r6, #1]
   11078:	b	10f90 <strspn@plt+0x68>
   1107c:	ldr	r7, [sl]
   11080:	b	10f90 <strspn@plt+0x68>
   11084:	ldr	r3, [pc, #712]	; 11354 <strspn@plt+0x42c>
   11088:	ldr	r0, [pc, #712]	; 11358 <strspn@plt+0x430>
   1108c:	str	r3, [sp]
   11090:	ldr	r3, [pc, #708]	; 1135c <strspn@plt+0x434>
   11094:	str	r9, [sp, #4]
   11098:	ldr	r2, [pc, #704]	; 11360 <strspn@plt+0x438>
   1109c:	ldr	r0, [r0]
   110a0:	ldr	r3, [r3]
   110a4:	ldr	r1, [pc, #696]	; 11364 <strspn@plt+0x43c>
   110a8:	bl	14c9c <strspn@plt+0x3d74>
   110ac:	mov	r0, r9
   110b0:	bl	10e44 <exit@plt>
   110b4:	ldr	r6, [pc, #684]	; 11368 <strspn@plt+0x440>
   110b8:	ldr	r2, [sp, #12]
   110bc:	ldr	r3, [r6]
   110c0:	cmp	r2, r3
   110c4:	bgt	110ec <strspn@plt+0x1c4>
   110c8:	mov	r2, #5
   110cc:	ldr	r1, [pc, #664]	; 1136c <strspn@plt+0x444>
   110d0:	mov	r0, r9
   110d4:	bl	10d48 <dcgettext@plt>
   110d8:	mov	r1, r9
   110dc:	mov	r2, r0
   110e0:	mov	r0, r9
   110e4:	bl	10dd8 <error@plt>
   110e8:	b	10fe0 <strspn@plt+0xb8>
   110ec:	adds	r3, r5, #0
   110f0:	movne	r3, #1
   110f4:	cmp	r7, #0
   110f8:	movne	r3, #0
   110fc:	cmp	r3, #0
   11100:	movne	r7, r5
   11104:	cmp	r7, #0
   11108:	and	r9, r4, #3
   1110c:	beq	11174 <strspn@plt+0x24c>
   11110:	mov	r1, r4
   11114:	mov	r0, r7
   11118:	bl	1152c <strspn@plt+0x604>
   1111c:	ldr	r3, [pc, #536]	; 1133c <strspn@plt+0x414>
   11120:	cmp	r0, #0
   11124:	mov	sl, r0
   11128:	str	r0, [r3, #4]
   1112c:	bne	1115c <strspn@plt+0x234>
   11130:	bl	10e5c <__errno_location@plt>
   11134:	mov	r2, r7
   11138:	mov	r1, #3
   1113c:	ldr	r4, [r0]
   11140:	mov	r0, sl
   11144:	bl	145bc <strspn@plt+0x3694>
   11148:	ldr	r2, [pc, #544]	; 11370 <strspn@plt+0x448>
   1114c:	mov	r1, r4
   11150:	mov	r3, r0
   11154:	mov	r0, #1
   11158:	bl	10dd8 <error@plt>
   1115c:	cmp	r9, #0
   11160:	bne	11174 <strspn@plt+0x24c>
   11164:	bl	11578 <strspn@plt+0x650>
   11168:	cmp	r0, #0
   1116c:	moveq	r2, r7
   11170:	beq	111f8 <strspn@plt+0x2d0>
   11174:	cmp	r7, r5
   11178:	bne	111ac <strspn@plt+0x284>
   1117c:	ldr	r3, [pc, #440]	; 1133c <strspn@plt+0x414>
   11180:	ldr	r2, [r3, #4]
   11184:	str	r2, [r3, #8]
   11188:	ldr	r9, [pc, #428]	; 1133c <strspn@plt+0x414>
   1118c:	mov	r7, #1
   11190:	ldr	r3, [r6]
   11194:	ldr	r2, [sp, #12]
   11198:	cmp	r2, r3
   1119c:	bgt	11244 <strspn@plt+0x31c>
   111a0:	eor	r0, r7, #1
   111a4:	add	sp, sp, #20
   111a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111ac:	cmp	r5, #0
   111b0:	beq	11188 <strspn@plt+0x260>
   111b4:	mov	r1, r4
   111b8:	mov	r0, r5
   111bc:	bl	1152c <strspn@plt+0x604>
   111c0:	subs	r7, r0, #0
   111c4:	bne	111e0 <strspn@plt+0x2b8>
   111c8:	bl	10e5c <__errno_location@plt>
   111cc:	mov	r2, r5
   111d0:	mov	r1, #3
   111d4:	ldr	r4, [r0]
   111d8:	mov	r0, r7
   111dc:	b	11144 <strspn@plt+0x21c>
   111e0:	cmp	r9, #0
   111e4:	bne	11210 <strspn@plt+0x2e8>
   111e8:	bl	11578 <strspn@plt+0x650>
   111ec:	cmp	r0, #0
   111f0:	bne	11210 <strspn@plt+0x2e8>
   111f4:	mov	r2, r5
   111f8:	mov	r1, #3
   111fc:	bl	145bc <strspn@plt+0x3694>
   11200:	ldr	r2, [pc, #360]	; 11370 <strspn@plt+0x448>
   11204:	mov	r1, #20
   11208:	mov	r3, r0
   1120c:	b	11154 <strspn@plt+0x22c>
   11210:	ldr	r5, [pc, #292]	; 1133c <strspn@plt+0x414>
   11214:	mov	r0, r7
   11218:	ldr	r1, [r5, #4]
   1121c:	bl	1149c <strspn@plt+0x574>
   11220:	subs	r9, r0, #0
   11224:	strne	r7, [r5, #8]
   11228:	bne	11188 <strspn@plt+0x260>
   1122c:	mov	r0, r7
   11230:	bl	12250 <strspn@plt+0x1328>
   11234:	ldr	r3, [r5, #4]
   11238:	str	r9, [r5, #4]
   1123c:	str	r3, [r5, #8]
   11240:	b	11188 <strspn@plt+0x260>
   11244:	ldr	sl, [r8, r3, lsl #2]
   11248:	mov	r1, r4
   1124c:	mov	r0, sl
   11250:	bl	1152c <strspn@plt+0x604>
   11254:	subs	r5, r0, #0
   11258:	bne	112b0 <strspn@plt+0x388>
   1125c:	ldr	r3, [pc, #236]	; 11350 <strspn@plt+0x428>
   11260:	ldrb	r3, [r3]
   11264:	cmp	r3, #0
   11268:	beq	1129c <strspn@plt+0x374>
   1126c:	bl	10e5c <__errno_location@plt>
   11270:	mov	r2, sl
   11274:	mov	r1, #3
   11278:	ldr	fp, [r0]
   1127c:	mov	r0, r5
   11280:	bl	145bc <strspn@plt+0x3694>
   11284:	ldr	r2, [pc, #228]	; 11370 <strspn@plt+0x448>
   11288:	mov	r1, fp
   1128c:	mov	r3, r0
   11290:	mov	r0, r5
   11294:	bl	10dd8 <error@plt>
   11298:	mov	r3, r5
   1129c:	and	r7, r7, r3
   112a0:	ldr	r3, [r6]
   112a4:	add	r3, r3, #1
   112a8:	str	r3, [r6]
   112ac:	b	11190 <strspn@plt+0x268>
   112b0:	ldr	sl, [r9, #4]
   112b4:	cmp	sl, #0
   112b8:	bne	112f0 <strspn@plt+0x3c8>
   112bc:	ldr	r3, [pc, #148]	; 11358 <strspn@plt+0x430>
   112c0:	mov	r0, r5
   112c4:	ldr	r1, [r3]
   112c8:	bl	10cb8 <fputs_unlocked@plt>
   112cc:	ldrb	r0, [r9, #1]
   112d0:	cmp	r0, #0
   112d4:	moveq	r0, #10
   112d8:	movne	r0, #0
   112dc:	bl	10f1c <putchar_unlocked@plt>
   112e0:	mov	r0, r5
   112e4:	bl	12250 <strspn@plt+0x1328>
   112e8:	mov	r3, #1
   112ec:	b	1129c <strspn@plt+0x374>
   112f0:	ldr	r0, [r9, #8]
   112f4:	cmp	r0, #0
   112f8:	beq	1130c <strspn@plt+0x3e4>
   112fc:	mov	r1, r5
   11300:	bl	1149c <strspn@plt+0x574>
   11304:	cmp	r0, #0
   11308:	beq	112bc <strspn@plt+0x394>
   1130c:	mov	r3, #0
   11310:	mov	r2, r3
   11314:	mov	r1, sl
   11318:	mov	r0, r5
   1131c:	bl	118ac <strspn@plt+0x984>
   11320:	cmp	r0, #0
   11324:	beq	112bc <strspn@plt+0x394>
   11328:	b	112cc <strspn@plt+0x3a4>
   1132c:	andeq	r5, r1, r0, lsl #30
   11330:			; <UNDEFINED> instruction: 0x000162bc
   11334:	andeq	r6, r1, r9, lsl r2
   11338:	andeq	r2, r1, r0, asr #1
   1133c:	andeq	r7, r2, r0, ror #2
   11340:	andeq	r7, r2, r8, asr r1
   11344:	andeq	r0, r0, r1, lsl #2
   11348:	andeq	r5, r1, r4, lsl #27
   1134c:	ldrdeq	r6, [r1], -r4
   11350:	strdeq	r7, [r2], -r0
   11354:	ldrdeq	r6, [r1], -ip
   11358:	andeq	r7, r2, r4, asr r1
   1135c:	strdeq	r7, [r2], -r4
   11360:	andeq	r6, r1, r5, lsl r2
   11364:	andeq	r5, r1, r3, ror #28
   11368:	andeq	r7, r2, r8, asr #2
   1136c:	andeq	r6, r1, sl, ror #5
   11370:	andeq	r6, r1, r7, lsl r4
   11374:	mov	fp, #0
   11378:	mov	lr, #0
   1137c:	pop	{r1}		; (ldr r1, [sp], #4)
   11380:	mov	r2, sp
   11384:	push	{r2}		; (str r2, [sp, #-4]!)
   11388:	push	{r0}		; (str r0, [sp, #-4]!)
   1138c:	ldr	ip, [pc, #16]	; 113a4 <strspn@plt+0x47c>
   11390:	push	{ip}		; (str ip, [sp, #-4]!)
   11394:	ldr	r0, [pc, #12]	; 113a8 <strspn@plt+0x480>
   11398:	ldr	r3, [pc, #12]	; 113ac <strspn@plt+0x484>
   1139c:	bl	10df0 <__libc_start_main@plt>
   113a0:	bl	10f10 <abort@plt>
   113a4:	andeq	r5, r1, r4, lsl sp
   113a8:	andeq	r0, r1, r8, lsr pc
   113ac:			; <UNDEFINED> instruction: 0x00015cb4
   113b0:	ldr	r3, [pc, #20]	; 113cc <strspn@plt+0x4a4>
   113b4:	ldr	r2, [pc, #20]	; 113d0 <strspn@plt+0x4a8>
   113b8:	add	r3, pc, r3
   113bc:	ldr	r2, [r3, r2]
   113c0:	cmp	r2, #0
   113c4:	bxeq	lr
   113c8:	b	10e08 <__gmon_start__@plt>
   113cc:	andeq	r5, r1, r0, asr #24
   113d0:	andeq	r0, r0, r4, ror #1
   113d4:	ldr	r3, [pc, #28]	; 113f8 <strspn@plt+0x4d0>
   113d8:	ldr	r0, [pc, #28]	; 113fc <strspn@plt+0x4d4>
   113dc:	sub	r3, r3, r0
   113e0:	cmp	r3, #6
   113e4:	bxls	lr
   113e8:	ldr	r3, [pc, #16]	; 11400 <strspn@plt+0x4d8>
   113ec:	cmp	r3, #0
   113f0:	bxeq	lr
   113f4:	bx	r3
   113f8:	andeq	r7, r2, pc, lsr r1
   113fc:	andeq	r7, r2, ip, lsr r1
   11400:	andeq	r0, r0, r0
   11404:	ldr	r1, [pc, #36]	; 11430 <strspn@plt+0x508>
   11408:	ldr	r0, [pc, #36]	; 11434 <strspn@plt+0x50c>
   1140c:	sub	r1, r1, r0
   11410:	asr	r1, r1, #2
   11414:	add	r1, r1, r1, lsr #31
   11418:	asrs	r1, r1, #1
   1141c:	bxeq	lr
   11420:	ldr	r3, [pc, #16]	; 11438 <strspn@plt+0x510>
   11424:	cmp	r3, #0
   11428:	bxeq	lr
   1142c:	bx	r3
   11430:	andeq	r7, r2, ip, lsr r1
   11434:	andeq	r7, r2, ip, lsr r1
   11438:	andeq	r0, r0, r0
   1143c:	push	{r4, lr}
   11440:	ldr	r4, [pc, #24]	; 11460 <strspn@plt+0x538>
   11444:	ldrb	r3, [r4]
   11448:	cmp	r3, #0
   1144c:	popne	{r4, pc}
   11450:	bl	113d4 <strspn@plt+0x4ac>
   11454:	mov	r3, #1
   11458:	strb	r3, [r4]
   1145c:	pop	{r4, pc}
   11460:	andeq	r7, r2, ip, asr r1
   11464:	ldr	r0, [pc, #40]	; 11494 <strspn@plt+0x56c>
   11468:	ldr	r3, [r0]
   1146c:	cmp	r3, #0
   11470:	bne	11478 <strspn@plt+0x550>
   11474:	b	11404 <strspn@plt+0x4dc>
   11478:	ldr	r3, [pc, #24]	; 11498 <strspn@plt+0x570>
   1147c:	cmp	r3, #0
   11480:	beq	11474 <strspn@plt+0x54c>
   11484:	push	{r4, lr}
   11488:	blx	r3
   1148c:	pop	{r4, lr}
   11490:	b	11404 <strspn@plt+0x4dc>
   11494:	andeq	r6, r2, r4, lsl pc
   11498:	andeq	r0, r0, r0
   1149c:	ldrb	r2, [r0, #1]
   114a0:	add	r3, r1, #1
   114a4:	cmp	r2, #0
   114a8:	bne	114bc <strspn@plt+0x594>
   114ac:	ldrb	r0, [r1, #1]
   114b0:	subs	r0, r0, #47	; 0x2f
   114b4:	movne	r0, #1
   114b8:	bx	lr
   114bc:	cmp	r2, #47	; 0x2f
   114c0:	bne	114e4 <strspn@plt+0x5bc>
   114c4:	ldrb	r2, [r0, #2]
   114c8:	cmp	r2, #0
   114cc:	bne	114e4 <strspn@plt+0x5bc>
   114d0:	ldrb	r0, [r1, #1]
   114d4:	sub	r0, r0, #47	; 0x2f
   114d8:	clz	r0, r0
   114dc:	lsr	r0, r0, #5
   114e0:	bx	lr
   114e4:	ldrb	ip, [r0, #1]!
   114e8:	cmp	ip, #0
   114ec:	beq	11514 <strspn@plt+0x5ec>
   114f0:	ldrb	r1, [r3], #1
   114f4:	clz	r2, r1
   114f8:	lsr	r2, r2, #5
   114fc:	cmp	ip, r1
   11500:	orrne	r2, r2, #1
   11504:	cmp	r2, #0
   11508:	beq	114e4 <strspn@plt+0x5bc>
   1150c:	mov	r0, #0
   11510:	bx	lr
   11514:	ldrb	r0, [r3]
   11518:	cmp	r0, #0
   1151c:	cmpne	r0, #47	; 0x2f
   11520:	moveq	r0, #1
   11524:	movne	r0, #0
   11528:	bx	lr
   1152c:	push	{r4, r5, r6, lr}
   11530:	mov	r5, r1
   11534:	bl	11aa0 <strspn@plt+0xb78>
   11538:	ldr	r3, [pc, #52]	; 11574 <strspn@plt+0x64c>
   1153c:	ldrb	r3, [r3]
   11540:	cmp	r3, #0
   11544:	mov	r4, r0
   11548:	beq	1156c <strspn@plt+0x644>
   1154c:	cmp	r0, #0
   11550:	beq	1156c <strspn@plt+0x644>
   11554:	bic	r1, r5, #4
   11558:	bl	11aa0 <strspn@plt+0xb78>
   1155c:	mov	r5, r0
   11560:	mov	r0, r4
   11564:	bl	12250 <strspn@plt+0x1328>
   11568:	mov	r4, r5
   1156c:	mov	r0, r4
   11570:	pop	{r4, r5, r6, pc}
   11574:	andeq	r7, r2, r0, ror #2
   11578:	push	{r4, r5, r6, lr}
   1157c:	sub	sp, sp, #104	; 0x68
   11580:	mov	r1, sp
   11584:	mov	r6, r0
   11588:	bl	15d30 <strspn@plt+0x4e08>
   1158c:	cmp	r0, #0
   11590:	beq	115d0 <strspn@plt+0x6a8>
   11594:	bl	10e5c <__errno_location@plt>
   11598:	mov	r2, #5
   1159c:	ldr	r1, [pc, #72]	; 115ec <strspn@plt+0x6c4>
   115a0:	ldr	r4, [r0]
   115a4:	mov	r0, #0
   115a8:	bl	10d48 <dcgettext@plt>
   115ac:	mov	r1, r6
   115b0:	mov	r5, r0
   115b4:	mov	r0, #4
   115b8:	bl	14518 <strspn@plt+0x35f0>
   115bc:	mov	r2, r5
   115c0:	mov	r1, r4
   115c4:	mov	r3, r0
   115c8:	mov	r0, #1
   115cc:	bl	10dd8 <error@plt>
   115d0:	ldr	r0, [sp, #16]
   115d4:	and	r0, r0, #61440	; 0xf000
   115d8:	sub	r0, r0, #16384	; 0x4000
   115dc:	clz	r0, r0
   115e0:	lsr	r0, r0, #5
   115e4:	add	sp, sp, #104	; 0x68
   115e8:	pop	{r4, r5, r6, pc}
   115ec:	andeq	r5, r1, r4, asr lr
   115f0:	subs	r5, r0, #0
   115f4:	push	{r7, lr}
   115f8:	sub	sp, sp, #56	; 0x38
   115fc:	ldr	r4, [pc, #476]	; 117e0 <strspn@plt+0x8b8>
   11600:	beq	11638 <strspn@plt+0x710>
   11604:	ldr	r3, [pc, #472]	; 117e4 <strspn@plt+0x8bc>
   11608:	mov	r2, #5
   1160c:	ldr	r1, [pc, #468]	; 117e8 <strspn@plt+0x8c0>
   11610:	mov	r0, #0
   11614:	ldr	r6, [r3]
   11618:	bl	10d48 <dcgettext@plt>
   1161c:	ldr	r3, [r4]
   11620:	mov	r1, #1
   11624:	mov	r2, r0
   11628:	mov	r0, r6
   1162c:	bl	10e98 <__fprintf_chk@plt>
   11630:	mov	r0, r5
   11634:	bl	10e44 <exit@plt>
   11638:	mov	r2, #5
   1163c:	ldr	r1, [pc, #424]	; 117ec <strspn@plt+0x8c4>
   11640:	bl	10d48 <dcgettext@plt>
   11644:	ldr	r2, [r4]
   11648:	ldr	r4, [pc, #416]	; 117f0 <strspn@plt+0x8c8>
   1164c:	ldr	r8, [pc, #416]	; 117f4 <strspn@plt+0x8cc>
   11650:	mov	r6, r5
   11654:	mov	r1, r0
   11658:	mov	r0, #1
   1165c:	bl	10e80 <__printf_chk@plt>
   11660:	mov	r2, #5
   11664:	ldr	r1, [pc, #396]	; 117f8 <strspn@plt+0x8d0>
   11668:	mov	r0, r5
   1166c:	bl	10d48 <dcgettext@plt>
   11670:	ldr	r1, [r4]
   11674:	bl	10cb8 <fputs_unlocked@plt>
   11678:	mov	r2, #5
   1167c:	ldr	r1, [pc, #376]	; 117fc <strspn@plt+0x8d4>
   11680:	mov	r0, r5
   11684:	bl	10d48 <dcgettext@plt>
   11688:	ldr	r1, [r4]
   1168c:	bl	10cb8 <fputs_unlocked@plt>
   11690:	mov	r2, #5
   11694:	ldr	r1, [pc, #356]	; 11800 <strspn@plt+0x8d8>
   11698:	mov	r0, r5
   1169c:	bl	10d48 <dcgettext@plt>
   116a0:	ldr	r1, [r4]
   116a4:	bl	10cb8 <fputs_unlocked@plt>
   116a8:	mov	r2, #5
   116ac:	ldr	r1, [pc, #336]	; 11804 <strspn@plt+0x8dc>
   116b0:	mov	r0, r5
   116b4:	bl	10d48 <dcgettext@plt>
   116b8:	ldr	r1, [r4]
   116bc:	bl	10cb8 <fputs_unlocked@plt>
   116c0:	ldr	lr, [pc, #320]	; 11808 <strspn@plt+0x8e0>
   116c4:	mov	ip, sp
   116c8:	ldm	lr!, {r0, r1, r2, r3}
   116cc:	stmia	ip!, {r0, r1, r2, r3}
   116d0:	ldm	lr!, {r0, r1, r2, r3}
   116d4:	stmia	ip!, {r0, r1, r2, r3}
   116d8:	ldm	lr!, {r0, r1, r2, r3}
   116dc:	stmia	ip!, {r0, r1, r2, r3}
   116e0:	ldm	lr, {r0, r1}
   116e4:	stm	ip, {r0, r1}
   116e8:	ldr	r1, [sp, r6]
   116ec:	add	r7, sp, r6
   116f0:	cmp	r1, #0
   116f4:	bne	11798 <strspn@plt+0x870>
   116f8:	ldr	r6, [r7, #4]
   116fc:	ldr	r7, [pc, #240]	; 117f4 <strspn@plt+0x8cc>
   11700:	cmp	r6, #0
   11704:	mov	r2, #5
   11708:	ldr	r1, [pc, #252]	; 1180c <strspn@plt+0x8e4>
   1170c:	mov	r0, #0
   11710:	moveq	r6, r7
   11714:	bl	10d48 <dcgettext@plt>
   11718:	ldr	r3, [pc, #240]	; 11810 <strspn@plt+0x8e8>
   1171c:	ldr	r2, [pc, #240]	; 11814 <strspn@plt+0x8ec>
   11720:	mov	r1, r0
   11724:	mov	r0, #1
   11728:	bl	10e80 <__printf_chk@plt>
   1172c:	mov	r1, #0
   11730:	mov	r0, #5
   11734:	bl	10ebc <setlocale@plt>
   11738:	cmp	r0, #0
   1173c:	bne	117b0 <strspn@plt+0x888>
   11740:	mov	r2, #5
   11744:	ldr	r1, [pc, #204]	; 11818 <strspn@plt+0x8f0>
   11748:	mov	r0, #0
   1174c:	bl	10d48 <dcgettext@plt>
   11750:	ldr	r3, [pc, #156]	; 117f4 <strspn@plt+0x8cc>
   11754:	ldr	r2, [pc, #180]	; 11810 <strspn@plt+0x8e8>
   11758:	mov	r1, r0
   1175c:	mov	r0, #1
   11760:	bl	10e80 <__printf_chk@plt>
   11764:	mov	r2, #5
   11768:	ldr	r1, [pc, #172]	; 1181c <strspn@plt+0x8f4>
   1176c:	mov	r0, #0
   11770:	bl	10d48 <dcgettext@plt>
   11774:	ldr	r2, [pc, #164]	; 11820 <strspn@plt+0x8f8>
   11778:	cmp	r6, r7
   1177c:	ldr	r3, [pc, #160]	; 11824 <strspn@plt+0x8fc>
   11780:	moveq	r3, r2
   11784:	mov	r2, r6
   11788:	mov	r1, r0
   1178c:	mov	r0, #1
   11790:	bl	10e80 <__printf_chk@plt>
   11794:	b	11630 <strspn@plt+0x708>
   11798:	mov	r0, r8
   1179c:	bl	10cd0 <strcmp@plt>
   117a0:	add	r6, r6, #8
   117a4:	cmp	r0, #0
   117a8:	bne	116e8 <strspn@plt+0x7c0>
   117ac:	b	116f8 <strspn@plt+0x7d0>
   117b0:	mov	r2, #3
   117b4:	ldr	r1, [pc, #108]	; 11828 <strspn@plt+0x900>
   117b8:	bl	10f04 <strncmp@plt>
   117bc:	cmp	r0, #0
   117c0:	beq	11740 <strspn@plt+0x818>
   117c4:	mov	r2, #5
   117c8:	ldr	r1, [pc, #92]	; 1182c <strspn@plt+0x904>
   117cc:	mov	r0, #0
   117d0:	bl	10d48 <dcgettext@plt>
   117d4:	ldr	r1, [r4]
   117d8:	bl	10cb8 <fputs_unlocked@plt>
   117dc:	b	11740 <strspn@plt+0x818>
   117e0:	andeq	r7, r2, r4, ror r1
   117e4:	andeq	r7, r2, r0, asr r1
   117e8:	andeq	r5, r1, ip, ror #28
   117ec:	muleq	r1, r3, lr
   117f0:	andeq	r7, r2, r4, asr r1
   117f4:	andeq	r5, r1, r3, ror #28
   117f8:			; <UNDEFINED> instruction: 0x00015eb2
   117fc:	andeq	r5, r1, r1, lsl #30
   11800:	andeq	r6, r1, r3, ror r1
   11804:	andeq	r6, r1, r0, lsr #3
   11808:	andeq	r5, r1, ip, asr #26
   1180c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   11810:	andeq	r6, r1, sp, ror #3
   11814:	andeq	r6, r1, r5, lsl r2
   11818:	andeq	r6, r1, lr, ror #4
   1181c:	andeq	r6, r1, r9, lsl #5
   11820:	andeq	r6, r1, r6, lsl r3
   11824:	andeq	r5, r1, r0, lsl #30
   11828:	andeq	r6, r1, r3, lsr #4
   1182c:	andeq	r6, r1, r7, lsr #4
   11830:	push	{r4, r5, r6, r7, r8, lr}
   11834:	ldr	r4, [r1]
   11838:	cmp	r4, #0
   1183c:	beq	11890 <strspn@plt+0x968>
   11840:	mov	r6, r2
   11844:	mov	r8, r0
   11848:	mov	r7, r1
   1184c:	bl	10e50 <strlen@plt>
   11850:	ldr	r3, [r6]
   11854:	cmp	r0, r3
   11858:	mov	r5, r0
   1185c:	bcs	118a0 <strspn@plt+0x978>
   11860:	add	r2, r0, #1
   11864:	mov	r1, r8
   11868:	mov	r0, r4
   1186c:	bl	10d18 <memcpy@plt>
   11870:	ldr	r3, [r7]
   11874:	add	r3, r3, r5
   11878:	str	r3, [r7]
   1187c:	ldr	r3, [r6]
   11880:	sub	r5, r3, r5
   11884:	str	r5, [r6]
   11888:	mov	r0, #0
   1188c:	pop	{r4, r5, r6, r7, r8, pc}
   11890:	ldr	r3, [pc, #16]	; 118a8 <strspn@plt+0x980>
   11894:	ldr	r1, [r3]
   11898:	bl	10cb8 <fputs_unlocked@plt>
   1189c:	b	11888 <strspn@plt+0x960>
   118a0:	mov	r0, #1
   118a4:	pop	{r4, r5, r6, r7, r8, pc}
   118a8:	andeq	r7, r2, r4, asr r1
   118ac:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   118b0:	str	r2, [sp, #4]
   118b4:	str	r3, [sp]
   118b8:	ldrb	r2, [r1, #1]
   118bc:	ldrb	r3, [r0, #1]
   118c0:	sub	r2, r2, #47	; 0x2f
   118c4:	sub	r3, r3, #47	; 0x2f
   118c8:	clz	r2, r2
   118cc:	clz	r3, r3
   118d0:	lsr	r2, r2, #5
   118d4:	lsr	r3, r3, #5
   118d8:	cmp	r2, r3
   118dc:	bne	11a58 <strspn@plt+0xb30>
   118e0:	sub	r7, r1, #1
   118e4:	mov	r2, r0
   118e8:	mov	r5, #0
   118ec:	ldrb	ip, [r7, #1]!
   118f0:	mov	lr, r2
   118f4:	sub	r4, r2, r0
   118f8:	cmp	ip, #0
   118fc:	beq	11a60 <strspn@plt+0xb38>
   11900:	ldrb	r6, [r2], #1
   11904:	clz	r3, r6
   11908:	lsr	r3, r3, #5
   1190c:	cmp	ip, r6
   11910:	orrne	r3, r3, #1
   11914:	cmp	r3, #0
   11918:	beq	11a00 <strspn@plt+0xad8>
   1191c:	ldrb	r3, [lr]
   11920:	cmp	r3, #0
   11924:	cmpeq	ip, #47	; 0x2f
   11928:	movne	r4, r5
   1192c:	cmp	r4, #0
   11930:	beq	11a58 <strspn@plt+0xb30>
   11934:	ldrb	r3, [r1, r4]
   11938:	add	r5, r0, r4
   1193c:	add	r6, r1, r4
   11940:	cmp	r3, #47	; 0x2f
   11944:	ldrb	r3, [r5]
   11948:	addeq	r6, r6, #1
   1194c:	cmp	r3, #47	; 0x2f
   11950:	ldrb	r3, [r6]
   11954:	addeq	r5, r5, #1
   11958:	cmp	r3, #0
   1195c:	beq	11a30 <strspn@plt+0xb08>
   11960:	mov	r2, sp
   11964:	add	r1, sp, #4
   11968:	ldr	r0, [pc, #260]	; 11a74 <strspn@plt+0xb4c>
   1196c:	bl	11830 <strspn@plt+0x908>
   11970:	ldr	r7, [pc, #256]	; 11a78 <strspn@plt+0xb50>
   11974:	sub	r6, r6, #1
   11978:	mov	r4, r0
   1197c:	ldrb	r3, [r6, #1]!
   11980:	cmp	r3, #0
   11984:	bne	11a0c <strspn@plt+0xae4>
   11988:	ldrb	r3, [r5]
   1198c:	cmp	r3, #0
   11990:	beq	119c4 <strspn@plt+0xa9c>
   11994:	mov	r2, sp
   11998:	add	r1, sp, #4
   1199c:	ldr	r0, [pc, #216]	; 11a7c <strspn@plt+0xb54>
   119a0:	bl	11830 <strspn@plt+0x908>
   119a4:	mov	r2, sp
   119a8:	add	r1, sp, #4
   119ac:	mov	r6, r0
   119b0:	mov	r0, r5
   119b4:	bl	11830 <strspn@plt+0x908>
   119b8:	orr	r0, r6, r0
   119bc:	orr	r4, r4, r0
   119c0:	uxtb	r4, r4
   119c4:	cmp	r4, #0
   119c8:	beq	119f0 <strspn@plt+0xac8>
   119cc:	mov	r2, #5
   119d0:	ldr	r1, [pc, #168]	; 11a80 <strspn@plt+0xb58>
   119d4:	mov	r0, #0
   119d8:	bl	10d48 <dcgettext@plt>
   119dc:	ldr	r2, [pc, #160]	; 11a84 <strspn@plt+0xb5c>
   119e0:	mov	r1, #36	; 0x24
   119e4:	mov	r3, r0
   119e8:	mov	r0, #0
   119ec:	bl	10dd8 <error@plt>
   119f0:	eor	r4, r4, #1
   119f4:	uxtb	r0, r4
   119f8:	add	sp, sp, #12
   119fc:	pop	{r4, r5, r6, r7, pc}
   11a00:	cmp	ip, #47	; 0x2f
   11a04:	subeq	r5, r2, r0
   11a08:	b	118ec <strspn@plt+0x9c4>
   11a0c:	cmp	r3, #47	; 0x2f
   11a10:	bne	1197c <strspn@plt+0xa54>
   11a14:	mov	r2, sp
   11a18:	add	r1, sp, #4
   11a1c:	mov	r0, r7
   11a20:	bl	11830 <strspn@plt+0x908>
   11a24:	orr	r4, r4, r0
   11a28:	uxtb	r4, r4
   11a2c:	b	1197c <strspn@plt+0xa54>
   11a30:	ldrb	r0, [r5]
   11a34:	ldr	r3, [pc, #76]	; 11a88 <strspn@plt+0xb60>
   11a38:	mov	r2, sp
   11a3c:	cmp	r0, #0
   11a40:	add	r1, sp, #4
   11a44:	movne	r0, r5
   11a48:	moveq	r0, r3
   11a4c:	bl	11830 <strspn@plt+0x908>
   11a50:	mov	r4, r0
   11a54:	b	119c4 <strspn@plt+0xa9c>
   11a58:	mov	r0, #0
   11a5c:	b	119f8 <strspn@plt+0xad0>
   11a60:	ldrb	r3, [r2]
   11a64:	cmp	r3, #47	; 0x2f
   11a68:	cmpne	r3, #0
   11a6c:	beq	1192c <strspn@plt+0xa04>
   11a70:	b	1191c <strspn@plt+0x9f4>
   11a74:	ldrdeq	r6, [r1], -sl
   11a78:	ldrdeq	r6, [r1], -r9
   11a7c:	andeq	r6, r1, r6, ror r8
   11a80:	ldrdeq	r6, [r1], -sp
   11a84:	andeq	r6, r1, r7, lsl r4
   11a88:	ldrdeq	r6, [r1], -fp
   11a8c:	mov	r3, r0
   11a90:	ldr	r0, [r3], #8
   11a94:	cmp	r0, r3
   11a98:	bxeq	lr
   11a9c:	b	12250 <strspn@plt+0x1328>
   11aa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11aa4:	sub	sp, sp, #3232	; 0xca0
   11aa8:	sub	sp, sp, #4
   11aac:	and	r3, r1, #3
   11ab0:	str	r3, [sp, #16]
   11ab4:	and	r2, r1, #3
   11ab8:	sub	r3, r3, #1
   11abc:	tst	r3, r2
   11ac0:	beq	11ae0 <strspn@plt+0xbb8>
   11ac4:	bl	10e5c <__errno_location@plt>
   11ac8:	mov	r3, #22
   11acc:	str	r3, [r0]
   11ad0:	mov	r0, #0
   11ad4:	add	sp, sp, #3232	; 0xca0
   11ad8:	add	sp, sp, #4
   11adc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ae0:	cmp	r0, #0
   11ae4:	mov	r5, r0
   11ae8:	beq	11ac4 <strspn@plt+0xb9c>
   11aec:	ldrb	r4, [r0]
   11af0:	cmp	r4, #0
   11af4:	bne	11b04 <strspn@plt+0xbdc>
   11af8:	bl	10e5c <__errno_location@plt>
   11afc:	mov	r3, #2
   11b00:	b	11acc <strspn@plt+0xba4>
   11b04:	add	r3, sp, #1168	; 0x490
   11b08:	add	r3, r3, #8
   11b0c:	add	r6, sp, #144	; 0x90
   11b10:	str	r3, [sp, #1168]	; 0x490
   11b14:	add	r2, sp, #2208	; 0x8a0
   11b18:	mov	r3, #1024	; 0x400
   11b1c:	cmp	r4, #47	; 0x2f
   11b20:	mov	r7, r1
   11b24:	str	r3, [sp, #1172]	; 0x494
   11b28:	str	r2, [sp, #2200]	; 0x898
   11b2c:	str	r3, [sp, #2204]	; 0x89c
   11b30:	str	r6, [sp, #136]	; 0x88
   11b34:	str	r3, [sp, #140]	; 0x8c
   11b38:	subne	r4, r6, #8
   11b3c:	bne	11b7c <strspn@plt+0xc54>
   11b40:	strb	r4, [sp, #144]	; 0x90
   11b44:	add	r0, r6, #1
   11b48:	b	11b9c <strspn@plt+0xc74>
   11b4c:	bl	10e5c <__errno_location@plt>
   11b50:	ldr	r3, [r0]
   11b54:	cmp	r3, #12
   11b58:	beq	11b74 <strspn@plt+0xc4c>
   11b5c:	cmp	r3, #34	; 0x22
   11b60:	bne	12040 <strspn@plt+0x1118>
   11b64:	mov	r0, r4
   11b68:	bl	14758 <strspn@plt+0x3830>
   11b6c:	cmp	r0, #0
   11b70:	bne	11b78 <strspn@plt+0xc50>
   11b74:	bl	151f8 <strspn@plt+0x42d0>
   11b78:	ldr	r6, [sp, #136]	; 0x88
   11b7c:	ldr	r1, [sp, #140]	; 0x8c
   11b80:	mov	r0, r6
   11b84:	bl	10e38 <getcwd@plt>
   11b88:	cmp	r0, #0
   11b8c:	beq	11b4c <strspn@plt+0xc24>
   11b90:	mov	r1, #0
   11b94:	mov	r0, r6
   11b98:	bl	10d6c <rawmemchr@plt>
   11b9c:	mov	r4, r6
   11ba0:	mov	r6, r0
   11ba4:	mov	r9, #0
   11ba8:	and	r3, r7, #4
   11bac:	str	r3, [sp, #24]
   11bb0:	str	r9, [sp, #8]
   11bb4:	str	r9, [sp, #20]
   11bb8:	ldrb	r3, [r5]
   11bbc:	cmp	r3, #0
   11bc0:	beq	11fb8 <strspn@plt+0x1090>
   11bc4:	mov	r8, r5
   11bc8:	b	11bd0 <strspn@plt+0xca8>
   11bcc:	mov	r8, r2
   11bd0:	mov	r2, r8
   11bd4:	ldrb	r3, [r2], #1
   11bd8:	cmp	r3, #47	; 0x2f
   11bdc:	beq	11bcc <strspn@plt+0xca4>
   11be0:	mov	r7, r8
   11be4:	mov	r2, r7
   11be8:	mov	r5, r7
   11bec:	ldrb	r1, [r2], #1
   11bf0:	cmp	r1, #0
   11bf4:	cmpne	r1, #47	; 0x2f
   11bf8:	bne	11cb4 <strspn@plt+0xd8c>
   11bfc:	subs	fp, r7, r8
   11c00:	beq	11fb8 <strspn@plt+0x1090>
   11c04:	cmp	fp, #1
   11c08:	bne	11cbc <strspn@plt+0xd94>
   11c0c:	cmp	r3, #46	; 0x2e
   11c10:	beq	11bb8 <strspn@plt+0xc90>
   11c14:	ldrb	r3, [r6, #-1]
   11c18:	add	sl, fp, #2
   11c1c:	cmp	r3, #47	; 0x2f
   11c20:	movne	r3, #47	; 0x2f
   11c24:	strbne	r3, [r6]
   11c28:	addne	r6, r6, #1
   11c2c:	ldr	r3, [sp, #140]	; 0x8c
   11c30:	add	r3, r4, r3
   11c34:	sub	r3, r3, r6
   11c38:	cmp	r3, sl
   11c3c:	bcc	11d00 <strspn@plt+0xdd8>
   11c40:	mov	r0, r6
   11c44:	mov	r2, fp
   11c48:	mov	r1, r8
   11c4c:	bl	10e14 <mempcpy@plt>
   11c50:	mov	r3, #0
   11c54:	strb	r3, [r0]
   11c58:	ldr	r3, [sp, #24]
   11c5c:	mov	r6, r0
   11c60:	cmp	r3, #0
   11c64:	bne	11eac <strspn@plt+0xf84>
   11c68:	ldr	r3, [sp, #2200]	; 0x898
   11c6c:	mov	r0, r4
   11c70:	str	r3, [sp, #12]
   11c74:	ldr	r3, [sp, #2204]	; 0x89c
   11c78:	ldr	r1, [sp, #12]
   11c7c:	sub	r3, r3, #1
   11c80:	mov	r2, r3
   11c84:	str	r3, [sp, #28]
   11c88:	bl	10d84 <readlink@plt>
   11c8c:	ldr	r3, [sp, #28]
   11c90:	cmp	r3, r0
   11c94:	mov	sl, r0
   11c98:	bgt	11d20 <strspn@plt+0xdf8>
   11c9c:	add	r0, sp, #2192	; 0x890
   11ca0:	add	r0, r0, #8
   11ca4:	bl	14758 <strspn@plt+0x3830>
   11ca8:	cmp	r0, #0
   11cac:	bne	11c68 <strspn@plt+0xd40>
   11cb0:	b	11b74 <strspn@plt+0xc4c>
   11cb4:	mov	r7, r2
   11cb8:	b	11be4 <strspn@plt+0xcbc>
   11cbc:	cmp	fp, #2
   11cc0:	cmpeq	r3, #46	; 0x2e
   11cc4:	bne	11c14 <strspn@plt+0xcec>
   11cc8:	ldrb	r3, [r8, #1]
   11ccc:	cmp	r3, #46	; 0x2e
   11cd0:	bne	11c14 <strspn@plt+0xcec>
   11cd4:	add	r3, r4, #1
   11cd8:	cmp	r6, r3
   11cdc:	bls	11bb8 <strspn@plt+0xc90>
   11ce0:	sub	r3, r6, #1
   11ce4:	cmp	r4, r3
   11ce8:	mov	r6, r3
   11cec:	beq	11bb8 <strspn@plt+0xc90>
   11cf0:	ldrb	r2, [r3, #-1]!
   11cf4:	cmp	r2, #47	; 0x2f
   11cf8:	bne	11ce4 <strspn@plt+0xdbc>
   11cfc:	b	11bb8 <strspn@plt+0xc90>
   11d00:	add	r0, sp, #136	; 0x88
   11d04:	bl	147c8 <strspn@plt+0x38a0>
   11d08:	sub	r6, r6, r4
   11d0c:	cmp	r0, #0
   11d10:	beq	11b74 <strspn@plt+0xc4c>
   11d14:	ldr	r4, [sp, #136]	; 0x88
   11d18:	add	r6, r4, r6
   11d1c:	b	11c2c <strspn@plt+0xd04>
   11d20:	cmp	r0, #0
   11d24:	blt	11eac <strspn@plt+0xf84>
   11d28:	ldr	r3, [sp, #20]
   11d2c:	cmp	r3, #19
   11d30:	addle	r3, r3, #1
   11d34:	strle	r3, [sp, #20]
   11d38:	ble	11dd4 <strspn@plt+0xeac>
   11d3c:	ldrb	r3, [r8]
   11d40:	cmp	r3, #0
   11d44:	beq	11dd4 <strspn@plt+0xeac>
   11d48:	rsb	fp, fp, #0
   11d4c:	mov	r3, #0
   11d50:	strb	r3, [r6, fp]
   11d54:	ldrb	r0, [r4]
   11d58:	ldr	r3, [pc, #808]	; 12088 <strspn@plt+0x1160>
   11d5c:	add	r1, sp, #32
   11d60:	cmp	r0, #0
   11d64:	movne	r0, r4
   11d68:	moveq	r0, r3
   11d6c:	bl	15d30 <strspn@plt+0x4e08>
   11d70:	cmp	r0, #0
   11d74:	bne	12064 <strspn@plt+0x113c>
   11d78:	ldrb	r3, [r8]
   11d7c:	cmp	r9, #0
   11d80:	strb	r3, [r6, fp]
   11d84:	bne	11dac <strspn@plt+0xe84>
   11d88:	ldr	r3, [pc, #764]	; 1208c <strspn@plt+0x1164>
   11d8c:	mov	r1, r9
   11d90:	str	r3, [sp]
   11d94:	ldr	r2, [pc, #756]	; 12090 <strspn@plt+0x1168>
   11d98:	ldr	r3, [pc, #756]	; 12094 <strspn@plt+0x116c>
   11d9c:	mov	r0, #7
   11da0:	bl	12a2c <strspn@plt+0x1b04>
   11da4:	subs	r9, r0, #0
   11da8:	beq	11b74 <strspn@plt+0xc4c>
   11dac:	add	r2, sp, #32
   11db0:	mov	r1, r8
   11db4:	mov	r0, r9
   11db8:	bl	1220c <strspn@plt+0x12e4>
   11dbc:	cmp	r0, #0
   11dc0:	bne	1204c <strspn@plt+0x1124>
   11dc4:	add	r2, sp, #32
   11dc8:	mov	r1, r8
   11dcc:	mov	r0, r9
   11dd0:	bl	121a4 <strspn@plt+0x127c>
   11dd4:	ldr	r2, [sp, #12]
   11dd8:	mov	r3, #0
   11ddc:	mov	r0, r7
   11de0:	strb	r3, [r2, sl]
   11de4:	ldr	r3, [sp, #8]
   11de8:	ldr	fp, [sp, #1168]	; 0x490
   11dec:	cmp	r3, #0
   11df0:	subne	r8, r7, fp
   11df4:	ldreq	r8, [sp, #8]
   11df8:	bl	10e50 <strlen@plt>
   11dfc:	adds	r3, sl, r0
   11e00:	mov	r7, r0
   11e04:	bcs	11b74 <strspn@plt+0xc4c>
   11e08:	ldr	r2, [sp, #1172]	; 0x494
   11e0c:	cmp	r3, r2
   11e10:	bcs	11e8c <strspn@plt+0xf64>
   11e14:	ldr	r3, [sp, #8]
   11e18:	add	r2, r7, #1
   11e1c:	cmp	r3, #0
   11e20:	addne	r5, fp, r8
   11e24:	mov	r1, r5
   11e28:	add	r0, fp, sl
   11e2c:	bl	10ce8 <memmove@plt>
   11e30:	ldr	r1, [sp, #12]
   11e34:	mov	r2, sl
   11e38:	mov	r0, fp
   11e3c:	bl	10d18 <memcpy@plt>
   11e40:	ldr	r3, [sp, #12]
   11e44:	add	r1, r4, #1
   11e48:	ldrb	r3, [r3]
   11e4c:	cmp	r3, #47	; 0x2f
   11e50:	moveq	r6, r1
   11e54:	strbeq	r3, [r4]
   11e58:	mov	r5, r0
   11e5c:	beq	11e80 <strspn@plt+0xf58>
   11e60:	cmp	r6, r1
   11e64:	bls	11e80 <strspn@plt+0xf58>
   11e68:	sub	r6, r6, #1
   11e6c:	cmp	r4, r6
   11e70:	beq	11fb0 <strspn@plt+0x1088>
   11e74:	ldrb	r3, [r6, #-1]
   11e78:	cmp	r3, #47	; 0x2f
   11e7c:	bne	11e68 <strspn@plt+0xf40>
   11e80:	mov	r3, #1
   11e84:	str	r3, [sp, #8]
   11e88:	b	11bb8 <strspn@plt+0xc90>
   11e8c:	add	r0, sp, #1168	; 0x490
   11e90:	str	r3, [sp, #28]
   11e94:	bl	147c8 <strspn@plt+0x38a0>
   11e98:	cmp	r0, #0
   11e9c:	beq	11b74 <strspn@plt+0xc4c>
   11ea0:	ldr	fp, [sp, #1168]	; 0x490
   11ea4:	ldr	r3, [sp, #28]
   11ea8:	b	11e08 <strspn@plt+0xee0>
   11eac:	ldr	r3, [sp, #16]
   11eb0:	cmp	r3, #2
   11eb4:	movne	r3, r7
   11eb8:	beq	11bb8 <strspn@plt+0xc90>
   11ebc:	ldrb	r2, [r3]
   11ec0:	cmp	r2, #47	; 0x2f
   11ec4:	beq	11f2c <strspn@plt+0x1004>
   11ec8:	ldr	r3, [sp, #24]
   11ecc:	cmp	r3, #0
   11ed0:	beq	11f9c <strspn@plt+0x1074>
   11ed4:	ldrb	r2, [r7]
   11ed8:	cmp	r2, #0
   11edc:	moveq	r3, #512	; 0x200
   11ee0:	beq	11f88 <strspn@plt+0x1060>
   11ee4:	mov	r0, #0
   11ee8:	cmp	r0, #0
   11eec:	beq	11bb8 <strspn@plt+0xc90>
   11ef0:	ldr	r3, [sp, #16]
   11ef4:	cmp	r3, #1
   11ef8:	bne	12064 <strspn@plt+0x113c>
   11efc:	bl	10e5c <__errno_location@plt>
   11f00:	ldr	r3, [r0]
   11f04:	cmp	r3, #2
   11f08:	bne	12064 <strspn@plt+0x113c>
   11f0c:	ldr	r1, [pc, #388]	; 12098 <strspn@plt+0x1170>
   11f10:	mov	r0, r7
   11f14:	bl	10f28 <strspn@plt>
   11f18:	ldrb	r3, [r7, r0]
   11f1c:	cmp	r3, #0
   11f20:	beq	11bb8 <strspn@plt+0xc90>
   11f24:	b	12064 <strspn@plt+0x113c>
   11f28:	mov	r3, r2
   11f2c:	ldrb	r1, [r3, #1]
   11f30:	add	r2, r3, #1
   11f34:	cmp	r1, #47	; 0x2f
   11f38:	beq	11f28 <strspn@plt+0x1000>
   11f3c:	cmp	r1, #0
   11f40:	add	r3, r3, #2
   11f44:	beq	11f74 <strspn@plt+0x104c>
   11f48:	cmp	r1, #46	; 0x2e
   11f4c:	bne	11ec8 <strspn@plt+0xfa0>
   11f50:	ldrb	r1, [r2, #1]
   11f54:	cmp	r1, #0
   11f58:	beq	11f74 <strspn@plt+0x104c>
   11f5c:	cmp	r1, #46	; 0x2e
   11f60:	bne	11ebc <strspn@plt+0xf94>
   11f64:	ldrb	r2, [r2, #2]
   11f68:	cmp	r2, #47	; 0x2f
   11f6c:	cmpne	r2, #0
   11f70:	bne	11ebc <strspn@plt+0xf94>
   11f74:	ldr	r1, [pc, #288]	; 1209c <strspn@plt+0x1174>
   11f78:	mov	r0, r6
   11f7c:	bl	10da8 <strcpy@plt>
   11f80:	mov	r3, #512	; 0x200
   11f84:	mov	r2, #0
   11f88:	mov	r1, r4
   11f8c:	mvn	r0, #99	; 0x63
   11f90:	bl	10d00 <faccessat@plt>
   11f94:	adds	r0, r0, #0
   11f98:	b	11fa8 <strspn@plt+0x1080>
   11f9c:	bl	10e5c <__errno_location@plt>
   11fa0:	ldr	r0, [r0]
   11fa4:	subs	r0, r0, #22
   11fa8:	movne	r0, #1
   11fac:	b	11ee8 <strspn@plt+0xfc0>
   11fb0:	mov	r6, r4
   11fb4:	b	11e80 <strspn@plt+0xf58>
   11fb8:	add	r3, r4, #1
   11fbc:	cmp	r6, r3
   11fc0:	bls	11fd0 <strspn@plt+0x10a8>
   11fc4:	ldrb	r3, [r6, #-1]
   11fc8:	cmp	r3, #47	; 0x2f
   11fcc:	subeq	r6, r6, #1
   11fd0:	cmp	r9, #0
   11fd4:	movne	r5, #0
   11fd8:	bne	12010 <strspn@plt+0x10e8>
   11fdc:	add	r0, sp, #1168	; 0x490
   11fe0:	bl	11a8c <strspn@plt+0xb64>
   11fe4:	add	r0, sp, #2192	; 0x890
   11fe8:	add	r0, r0, #8
   11fec:	bl	11a8c <strspn@plt+0xb64>
   11ff0:	mov	r3, #0
   11ff4:	strb	r3, [r6], #1
   11ff8:	add	r0, sp, #136	; 0x88
   11ffc:	sub	r1, r6, r4
   12000:	bl	14708 <strspn@plt+0x37e0>
   12004:	cmp	r0, #0
   12008:	bne	11ad4 <strspn@plt+0xbac>
   1200c:	b	11b74 <strspn@plt+0xc4c>
   12010:	mov	r0, r9
   12014:	bl	12b98 <strspn@plt+0x1c70>
   12018:	add	r0, sp, #1168	; 0x490
   1201c:	bl	11a8c <strspn@plt+0xb64>
   12020:	add	r0, sp, #2192	; 0x890
   12024:	add	r0, r0, #8
   12028:	bl	11a8c <strspn@plt+0xb64>
   1202c:	cmp	r5, #0
   12030:	beq	11ff0 <strspn@plt+0x10c8>
   12034:	add	r0, sp, #136	; 0x88
   12038:	bl	11a8c <strspn@plt+0xb64>
   1203c:	b	11ad0 <strspn@plt+0xba8>
   12040:	mov	r4, r6
   12044:	mov	r5, #1
   12048:	b	12018 <strspn@plt+0x10f0>
   1204c:	ldr	r3, [sp, #16]
   12050:	cmp	r3, #2
   12054:	beq	11bb8 <strspn@plt+0xc90>
   12058:	bl	10e5c <__errno_location@plt>
   1205c:	mov	r3, #40	; 0x28
   12060:	str	r3, [r0]
   12064:	cmp	r9, #0
   12068:	movne	r5, #1
   1206c:	bne	12010 <strspn@plt+0x10e8>
   12070:	add	r0, sp, #1168	; 0x490
   12074:	bl	11a8c <strspn@plt+0xb64>
   12078:	add	r0, sp, #2192	; 0x890
   1207c:	add	r0, r0, #8
   12080:	bl	11a8c <strspn@plt+0xb64>
   12084:	b	12034 <strspn@plt+0x110c>
   12088:	ldrdeq	r6, [r1], -fp
   1208c:	strheq	r3, [r1], -r0
   12090:	andeq	r3, r1, ip, lsr #32
   12094:	andeq	r3, r1, r4, rrx
   12098:	andeq	r6, r1, r6, ror r8
   1209c:	andeq	r6, r1, r5, lsl #8
   120a0:	ldr	r3, [pc, #4]	; 120ac <strspn@plt+0x1184>
   120a4:	str	r0, [r3]
   120a8:	bx	lr
   120ac:	andeq	r7, r2, ip, ror #2
   120b0:	ldr	r3, [pc, #4]	; 120bc <strspn@plt+0x1194>
   120b4:	strb	r0, [r3, #4]
   120b8:	bx	lr
   120bc:	andeq	r7, r2, ip, ror #2
   120c0:	ldr	r3, [pc, #192]	; 12188 <strspn@plt+0x1260>
   120c4:	push	{r0, r1, r4, r5, r6, lr}
   120c8:	ldr	r0, [r3]
   120cc:	bl	1531c <strspn@plt+0x43f4>
   120d0:	cmp	r0, #0
   120d4:	beq	1216c <strspn@plt+0x1244>
   120d8:	ldr	r3, [pc, #172]	; 1218c <strspn@plt+0x1264>
   120dc:	mov	r4, r3
   120e0:	ldrb	r2, [r3, #4]
   120e4:	cmp	r2, #0
   120e8:	beq	120fc <strspn@plt+0x11d4>
   120ec:	bl	10e5c <__errno_location@plt>
   120f0:	ldr	r3, [r0]
   120f4:	cmp	r3, #32
   120f8:	beq	1216c <strspn@plt+0x1244>
   120fc:	mov	r2, #5
   12100:	ldr	r1, [pc, #136]	; 12190 <strspn@plt+0x1268>
   12104:	mov	r0, #0
   12108:	bl	10d48 <dcgettext@plt>
   1210c:	ldr	r4, [r4]
   12110:	cmp	r4, #0
   12114:	mov	r5, r0
   12118:	beq	12150 <strspn@plt+0x1228>
   1211c:	bl	10e5c <__errno_location@plt>
   12120:	ldr	r6, [r0]
   12124:	mov	r0, r4
   12128:	bl	145ac <strspn@plt+0x3684>
   1212c:	str	r5, [sp]
   12130:	ldr	r2, [pc, #92]	; 12194 <strspn@plt+0x126c>
   12134:	mov	r1, r6
   12138:	mov	r3, r0
   1213c:	mov	r0, #0
   12140:	bl	10dd8 <error@plt>
   12144:	ldr	r3, [pc, #76]	; 12198 <strspn@plt+0x1270>
   12148:	ldr	r0, [r3]
   1214c:	bl	10d0c <_exit@plt>
   12150:	bl	10e5c <__errno_location@plt>
   12154:	mov	r3, r5
   12158:	ldr	r2, [pc, #60]	; 1219c <strspn@plt+0x1274>
   1215c:	ldr	r1, [r0]
   12160:	mov	r0, r4
   12164:	bl	10dd8 <error@plt>
   12168:	b	12144 <strspn@plt+0x121c>
   1216c:	ldr	r3, [pc, #44]	; 121a0 <strspn@plt+0x1278>
   12170:	ldr	r0, [r3]
   12174:	bl	1531c <strspn@plt+0x43f4>
   12178:	cmp	r0, #0
   1217c:	bne	12144 <strspn@plt+0x121c>
   12180:	add	sp, sp, #8
   12184:	pop	{r4, r5, r6, pc}
   12188:	andeq	r7, r2, r4, asr r1
   1218c:	andeq	r7, r2, ip, ror #2
   12190:	andeq	r6, r1, r7, lsl #8
   12194:	andeq	r6, r1, r3, lsl r4
   12198:	strdeq	r7, [r2], -r8
   1219c:	andeq	r6, r1, r7, lsl r4
   121a0:	andeq	r7, r2, r0, asr r1
   121a4:	push	{r4, r5, r6, r7, r8, lr}
   121a8:	subs	r6, r0, #0
   121ac:	popeq	{r4, r5, r6, r7, r8, pc}
   121b0:	mov	r0, #24
   121b4:	mov	r5, r2
   121b8:	mov	r7, r1
   121bc:	bl	14d64 <strspn@plt+0x3e3c>
   121c0:	mov	r4, r0
   121c4:	mov	r0, r7
   121c8:	bl	151dc <strspn@plt+0x42b4>
   121cc:	ldrd	r2, [r5, #96]	; 0x60
   121d0:	mov	r1, r4
   121d4:	strd	r2, [r4, #8]
   121d8:	ldrd	r2, [r5]
   121dc:	strd	r2, [r4, #16]
   121e0:	str	r0, [r4]
   121e4:	mov	r0, r6
   121e8:	bl	12f00 <strspn@plt+0x1fd8>
   121ec:	cmp	r0, #0
   121f0:	bne	121f8 <strspn@plt+0x12d0>
   121f4:	bl	151f8 <strspn@plt+0x42d0>
   121f8:	cmp	r4, r0
   121fc:	popeq	{r4, r5, r6, r7, r8, pc}
   12200:	mov	r0, r4
   12204:	pop	{r4, r5, r6, r7, r8, lr}
   12208:	b	130b0 <strspn@plt+0x2188>
   1220c:	subs	r3, r0, #0
   12210:	beq	12248 <strspn@plt+0x1320>
   12214:	push	{r4, r5, lr}
   12218:	sub	sp, sp, #28
   1221c:	ldrd	r4, [r2, #96]	; 0x60
   12220:	ldrd	r2, [r2]
   12224:	str	r1, [sp]
   12228:	mov	r1, sp
   1222c:	strd	r4, [sp, #8]
   12230:	strd	r2, [sp, #16]
   12234:	bl	12808 <strspn@plt+0x18e0>
   12238:	adds	r0, r0, #0
   1223c:	movne	r0, #1
   12240:	add	sp, sp, #28
   12244:	pop	{r4, r5, pc}
   12248:	mov	r0, r3
   1224c:	bx	lr
   12250:	push	{r0, r1, r2, r4, r5, lr}
   12254:	mov	r5, r0
   12258:	bl	10e5c <__errno_location@plt>
   1225c:	ldr	r3, [r0]
   12260:	mov	r4, r0
   12264:	str	r3, [sp]
   12268:	str	r3, [sp, #4]
   1226c:	mov	r3, #0
   12270:	str	r3, [r0]
   12274:	mov	r0, r5
   12278:	bl	10cf4 <free@plt>
   1227c:	ldr	r3, [r4]
   12280:	add	r2, sp, #8
   12284:	cmp	r3, #0
   12288:	moveq	r3, #4
   1228c:	movne	r3, #0
   12290:	add	r3, r2, r3
   12294:	ldr	r3, [r3, #-8]
   12298:	str	r3, [r4]
   1229c:	add	sp, sp, #12
   122a0:	pop	{r4, r5, pc}
   122a4:	andeq	r0, r0, r0
   122a8:	push	{r4, lr}
   122ac:	ror	r0, r0, #3
   122b0:	bl	158e0 <strspn@plt+0x49b8>
   122b4:	mov	r0, r1
   122b8:	pop	{r4, pc}
   122bc:	sub	r0, r1, r0
   122c0:	clz	r0, r0
   122c4:	lsr	r0, r0, #5
   122c8:	bx	lr
   122cc:	push	{r4, lr}
   122d0:	mov	r4, r0
   122d4:	mov	r0, r1
   122d8:	ldr	r3, [r4, #24]
   122dc:	ldr	r1, [r4, #8]
   122e0:	blx	r3
   122e4:	ldr	r3, [r4, #8]
   122e8:	cmp	r0, r3
   122ec:	bcc	122f4 <strspn@plt+0x13cc>
   122f0:	bl	10f10 <abort@plt>
   122f4:	ldr	r3, [r4]
   122f8:	add	r0, r3, r0, lsl #3
   122fc:	pop	{r4, pc}
   12300:	push	{r4, r5, r6, r7, r8, lr}
   12304:	mov	r6, r1
   12308:	mov	r8, r2
   1230c:	mov	r5, r0
   12310:	mov	r7, r3
   12314:	bl	122cc <strspn@plt+0x13a4>
   12318:	str	r0, [r8]
   1231c:	ldr	r1, [r0]
   12320:	cmp	r1, #0
   12324:	bne	12334 <strspn@plt+0x140c>
   12328:	mov	r2, #0
   1232c:	mov	r0, r2
   12330:	pop	{r4, r5, r6, r7, r8, pc}
   12334:	cmp	r6, r1
   12338:	mov	r4, r0
   1233c:	bne	1237c <strspn@plt+0x1454>
   12340:	cmp	r7, #0
   12344:	ldr	r2, [r4]
   12348:	beq	1232c <strspn@plt+0x1404>
   1234c:	ldr	r3, [r4, #4]
   12350:	cmp	r3, #0
   12354:	streq	r3, [r4]
   12358:	beq	1232c <strspn@plt+0x1404>
   1235c:	ldm	r3, {r0, r1}
   12360:	stm	r4, {r0, r1}
   12364:	mov	r1, #0
   12368:	str	r1, [r3]
   1236c:	ldr	r1, [r5, #36]	; 0x24
   12370:	str	r1, [r3, #4]
   12374:	str	r3, [r5, #36]	; 0x24
   12378:	b	1232c <strspn@plt+0x1404>
   1237c:	ldr	r3, [r5, #28]
   12380:	mov	r0, r6
   12384:	blx	r3
   12388:	cmp	r0, #0
   1238c:	bne	12340 <strspn@plt+0x1418>
   12390:	ldr	r3, [r4, #4]
   12394:	cmp	r3, #0
   12398:	beq	12328 <strspn@plt+0x1400>
   1239c:	ldr	r1, [r3]
   123a0:	cmp	r6, r1
   123a4:	bne	123c4 <strspn@plt+0x149c>
   123a8:	ldr	r3, [r4, #4]
   123ac:	cmp	r7, #0
   123b0:	ldr	r2, [r3]
   123b4:	beq	1232c <strspn@plt+0x1404>
   123b8:	ldr	r1, [r3, #4]
   123bc:	str	r1, [r4, #4]
   123c0:	b	12364 <strspn@plt+0x143c>
   123c4:	ldr	r3, [r5, #28]
   123c8:	mov	r0, r6
   123cc:	blx	r3
   123d0:	cmp	r0, #0
   123d4:	bne	123a8 <strspn@plt+0x1480>
   123d8:	ldr	r4, [r4, #4]
   123dc:	b	12390 <strspn@plt+0x1468>
   123e0:	push	{r4, r5, r6, lr}
   123e4:	ldrb	r4, [r1, #16]
   123e8:	cmp	r4, #0
   123ec:	bne	12418 <strspn@plt+0x14f0>
   123f0:	vmov	s15, r0
   123f4:	vldr	s14, [r1, #8]
   123f8:	vcvt.f32.u32	s13, s15
   123fc:	vdiv.f32	s15, s13, s14
   12400:	vldr	s14, [pc, #156]	; 124a4 <strspn@plt+0x157c>
   12404:	vcmpe.f32	s15, s14
   12408:	vmrs	APSR_nzcv, fpscr
   1240c:	bge	12470 <strspn@plt+0x1548>
   12410:	vcvt.u32.f32	s15, s15
   12414:	vmov	r0, s15
   12418:	cmp	r0, #10
   1241c:	movcc	r0, #10
   12420:	orr	r4, r0, #1
   12424:	cmn	r4, #1
   12428:	beq	12450 <strspn@plt+0x1528>
   1242c:	mov	r6, #9
   12430:	mov	r5, #3
   12434:	cmp	r4, r6
   12438:	bhi	12480 <strspn@plt+0x1558>
   1243c:	mov	r1, r5
   12440:	mov	r0, r4
   12444:	bl	158e0 <strspn@plt+0x49b8>
   12448:	cmp	r1, #0
   1244c:	beq	12478 <strspn@plt+0x1550>
   12450:	lsrs	r3, r4, #30
   12454:	movne	r3, #1
   12458:	moveq	r3, #0
   1245c:	tst	r4, #536870912	; 0x20000000
   12460:	bne	1246c <strspn@plt+0x1544>
   12464:	cmp	r3, #0
   12468:	beq	12470 <strspn@plt+0x1548>
   1246c:	mov	r4, #0
   12470:	mov	r0, r4
   12474:	pop	{r4, r5, r6, pc}
   12478:	add	r4, r4, #2
   1247c:	b	12424 <strspn@plt+0x14fc>
   12480:	mov	r1, r5
   12484:	mov	r0, r4
   12488:	bl	158e0 <strspn@plt+0x49b8>
   1248c:	cmp	r1, #0
   12490:	beq	1243c <strspn@plt+0x1514>
   12494:	add	r3, r5, #1
   12498:	add	r5, r5, #2
   1249c:	add	r6, r6, r3, lsl #2
   124a0:	b	12434 <strspn@plt+0x150c>
   124a4:	svcmi	0x00800000
   124a8:	ldr	r3, [r0]
   124ac:	ldr	r2, [pc, #160]	; 12554 <strspn@plt+0x162c>
   124b0:	cmp	r3, r2
   124b4:	beq	1253c <strspn@plt+0x1614>
   124b8:	vldr	s14, [r3, #8]
   124bc:	vldr	s13, [pc, #128]	; 12544 <strspn@plt+0x161c>
   124c0:	vcmpe.f32	s14, s13
   124c4:	vmrs	APSR_nzcv, fpscr
   124c8:	ble	12530 <strspn@plt+0x1608>
   124cc:	vldr	s15, [pc, #116]	; 12548 <strspn@plt+0x1620>
   124d0:	vcmpe.f32	s14, s15
   124d4:	vmrs	APSR_nzcv, fpscr
   124d8:	bpl	12530 <strspn@plt+0x1608>
   124dc:	vldr	s12, [r3, #12]
   124e0:	vldr	s15, [pc, #100]	; 1254c <strspn@plt+0x1624>
   124e4:	vcmpe.f32	s12, s15
   124e8:	vmrs	APSR_nzcv, fpscr
   124ec:	ble	12530 <strspn@plt+0x1608>
   124f0:	vldr	s15, [r3]
   124f4:	vcmpe.f32	s15, #0.0
   124f8:	vmrs	APSR_nzcv, fpscr
   124fc:	blt	12530 <strspn@plt+0x1608>
   12500:	vadd.f32	s15, s15, s13
   12504:	vldr	s13, [r3, #4]
   12508:	vcmpe.f32	s15, s13
   1250c:	vmrs	APSR_nzcv, fpscr
   12510:	bpl	12530 <strspn@plt+0x1608>
   12514:	vldr	s12, [pc, #52]	; 12550 <strspn@plt+0x1628>
   12518:	vcmpe.f32	s13, s12
   1251c:	vmrs	APSR_nzcv, fpscr
   12520:	bhi	12530 <strspn@plt+0x1608>
   12524:	vcmpe.f32	s14, s15
   12528:	vmrs	APSR_nzcv, fpscr
   1252c:	bgt	1253c <strspn@plt+0x1614>
   12530:	str	r2, [r0]
   12534:	mov	r0, #0
   12538:	bx	lr
   1253c:	mov	r0, #1
   12540:	bx	lr
   12544:	stclcc	12, cr12, [ip, #820]	; 0x334
   12548:	svccc	0x00666666
   1254c:	svccc	0x008ccccd
   12550:	svccc	0x00800000
   12554:	andeq	r6, r1, ip, lsl r4
   12558:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1255c:	mov	r5, r0
   12560:	ldr	r4, [r1]
   12564:	mov	r7, r1
   12568:	mov	r8, r2
   1256c:	add	r4, r4, #8
   12570:	mov	r9, #0
   12574:	mov	sl, #8
   12578:	ldr	r2, [r7, #4]
   1257c:	sub	r3, r4, #8
   12580:	cmp	r2, r3
   12584:	bhi	12594 <strspn@plt+0x166c>
   12588:	mov	r8, #1
   1258c:	mov	r0, r8
   12590:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12594:	ldr	r3, [r4, #-8]
   12598:	cmp	r3, #0
   1259c:	ldrne	r6, [r4, #-4]
   125a0:	bne	125f8 <strspn@plt+0x16d0>
   125a4:	add	r4, r4, #8
   125a8:	b	12578 <strspn@plt+0x1650>
   125ac:	ldr	fp, [r6]
   125b0:	mov	r0, r5
   125b4:	mov	r1, fp
   125b8:	bl	122cc <strspn@plt+0x13a4>
   125bc:	ldr	r1, [r6, #4]
   125c0:	ldr	r2, [r0]
   125c4:	cmp	r2, #0
   125c8:	streq	fp, [r0]
   125cc:	ldreq	r3, [r5, #12]
   125d0:	ldrne	r3, [r0, #4]
   125d4:	addeq	r3, r3, #1
   125d8:	streq	r3, [r5, #12]
   125dc:	streq	r2, [r6]
   125e0:	ldreq	r3, [r5, #36]	; 0x24
   125e4:	strne	r3, [r6, #4]
   125e8:	streq	r3, [r6, #4]
   125ec:	strne	r6, [r0, #4]
   125f0:	streq	r6, [r5, #36]	; 0x24
   125f4:	mov	r6, r1
   125f8:	cmp	r6, #0
   125fc:	bne	125ac <strspn@plt+0x1684>
   12600:	cmp	r8, #0
   12604:	ldr	fp, [r4, #-8]
   12608:	str	r6, [r4, #-4]
   1260c:	bne	125a4 <strspn@plt+0x167c>
   12610:	mov	r1, fp
   12614:	mov	r0, r5
   12618:	bl	122cc <strspn@plt+0x13a4>
   1261c:	ldr	r3, [r0]
   12620:	mov	r6, r0
   12624:	cmp	r3, #0
   12628:	beq	12674 <strspn@plt+0x174c>
   1262c:	ldr	r0, [r5, #36]	; 0x24
   12630:	cmp	r0, #0
   12634:	ldrne	r3, [r0, #4]
   12638:	strne	r3, [r5, #36]	; 0x24
   1263c:	bne	12650 <strspn@plt+0x1728>
   12640:	mov	r0, sl
   12644:	bl	15280 <strspn@plt+0x4358>
   12648:	cmp	r0, #0
   1264c:	beq	1258c <strspn@plt+0x1664>
   12650:	ldr	r3, [r6, #4]
   12654:	str	fp, [r0]
   12658:	str	r3, [r0, #4]
   1265c:	str	r0, [r6, #4]
   12660:	ldr	r3, [r7, #12]
   12664:	str	r9, [r4, #-8]
   12668:	sub	r3, r3, #1
   1266c:	str	r3, [r7, #12]
   12670:	b	125a4 <strspn@plt+0x167c>
   12674:	ldr	r3, [r5, #12]
   12678:	str	fp, [r0]
   1267c:	add	r3, r3, #1
   12680:	str	r3, [r5, #12]
   12684:	b	12660 <strspn@plt+0x1738>
   12688:	ldr	r0, [r0, #8]
   1268c:	bx	lr
   12690:	ldr	r0, [r0, #12]
   12694:	bx	lr
   12698:	ldr	r0, [r0, #16]
   1269c:	bx	lr
   126a0:	ldm	r0, {r3, ip}
   126a4:	mov	r0, #0
   126a8:	cmp	r3, ip
   126ac:	bcc	126b4 <strspn@plt+0x178c>
   126b0:	bx	lr
   126b4:	ldr	r2, [r3]
   126b8:	cmp	r2, #0
   126bc:	movne	r1, r3
   126c0:	movne	r2, #1
   126c4:	bne	126d4 <strspn@plt+0x17ac>
   126c8:	add	r3, r3, #8
   126cc:	b	126a8 <strspn@plt+0x1780>
   126d0:	add	r2, r2, #1
   126d4:	ldr	r1, [r1, #4]
   126d8:	cmp	r1, #0
   126dc:	bne	126d0 <strspn@plt+0x17a8>
   126e0:	cmp	r0, r2
   126e4:	movcc	r0, r2
   126e8:	b	126c8 <strspn@plt+0x17a0>
   126ec:	push	{lr}		; (str lr, [sp, #-4]!)
   126f0:	mov	r3, #0
   126f4:	ldm	r0, {r2, lr}
   126f8:	mov	r1, r3
   126fc:	cmp	r2, lr
   12700:	bcc	12724 <strspn@plt+0x17fc>
   12704:	ldr	r2, [r0, #12]
   12708:	cmp	r1, r2
   1270c:	ldreq	r0, [r0, #16]
   12710:	subeq	r0, r0, r3
   12714:	clzeq	r0, r0
   12718:	lsreq	r0, r0, #5
   1271c:	movne	r0, #0
   12720:	pop	{pc}		; (ldr pc, [sp], #4)
   12724:	ldr	ip, [r2]
   12728:	cmp	ip, #0
   1272c:	addne	r1, r1, #1
   12730:	addne	r3, r3, #1
   12734:	movne	ip, r2
   12738:	bne	12748 <strspn@plt+0x1820>
   1273c:	add	r2, r2, #8
   12740:	b	126fc <strspn@plt+0x17d4>
   12744:	add	r3, r3, #1
   12748:	ldr	ip, [ip, #4]
   1274c:	cmp	ip, #0
   12750:	bne	12744 <strspn@plt+0x181c>
   12754:	b	1273c <strspn@plt+0x1814>
   12758:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1275c:	mov	r4, r1
   12760:	ldr	r5, [r0, #8]
   12764:	ldr	r7, [r0, #12]
   12768:	mov	r6, r0
   1276c:	bl	126a0 <strspn@plt+0x1778>
   12770:	ldr	r3, [r6, #16]
   12774:	ldr	r2, [pc, #124]	; 127f8 <strspn@plt+0x18d0>
   12778:	mov	r1, #1
   1277c:	mov	r8, r0
   12780:	mov	r0, r4
   12784:	bl	10e98 <__fprintf_chk@plt>
   12788:	mov	r3, r5
   1278c:	ldr	r2, [pc, #104]	; 127fc <strspn@plt+0x18d4>
   12790:	mov	r1, #1
   12794:	mov	r0, r4
   12798:	bl	10e98 <__fprintf_chk@plt>
   1279c:	vmov	s15, r7
   127a0:	mov	r3, r7
   127a4:	ldr	r2, [pc, #84]	; 12800 <strspn@plt+0x18d8>
   127a8:	mov	r1, #1
   127ac:	vcvt.f64.u32	d6, s15
   127b0:	vldr	d7, [pc, #56]	; 127f0 <strspn@plt+0x18c8>
   127b4:	mov	r0, r4
   127b8:	vmul.f64	d6, d6, d7
   127bc:	vmov	s15, r5
   127c0:	vcvt.f64.u32	d7, s15
   127c4:	vdiv.f64	d5, d6, d7
   127c8:	vstr	d5, [sp]
   127cc:	bl	10e98 <__fprintf_chk@plt>
   127d0:	mov	r3, r8
   127d4:	ldr	r2, [pc, #40]	; 12804 <strspn@plt+0x18dc>
   127d8:	mov	r1, #1
   127dc:	mov	r0, r4
   127e0:	add	sp, sp, #8
   127e4:	pop	{r4, r5, r6, r7, r8, lr}
   127e8:	b	10e98 <__fprintf_chk@plt>
   127ec:	nop			; (mov r0, r0)
   127f0:	andeq	r0, r0, r0
   127f4:	subsmi	r0, r9, r0
   127f8:	andeq	r6, r1, r0, lsr r4
   127fc:	andeq	r6, r1, r8, asr #8
   12800:	andeq	r6, r1, r0, ror #8
   12804:	andeq	r6, r1, r1, lsl #9
   12808:	push	{r4, r5, r6, lr}
   1280c:	mov	r6, r0
   12810:	mov	r5, r1
   12814:	bl	122cc <strspn@plt+0x13a4>
   12818:	ldr	r3, [r0]
   1281c:	cmp	r3, #0
   12820:	movne	r4, r0
   12824:	bne	12850 <strspn@plt+0x1928>
   12828:	mov	r0, #0
   1282c:	pop	{r4, r5, r6, pc}
   12830:	ldr	r3, [r6, #28]
   12834:	mov	r0, r5
   12838:	blx	r3
   1283c:	cmp	r0, #0
   12840:	bne	1285c <strspn@plt+0x1934>
   12844:	ldr	r4, [r4, #4]
   12848:	cmp	r4, #0
   1284c:	beq	12828 <strspn@plt+0x1900>
   12850:	ldr	r1, [r4]
   12854:	cmp	r5, r1
   12858:	bne	12830 <strspn@plt+0x1908>
   1285c:	ldr	r0, [r4]
   12860:	pop	{r4, r5, r6, pc}
   12864:	ldr	r3, [r0, #16]
   12868:	cmp	r3, #0
   1286c:	beq	1289c <strspn@plt+0x1974>
   12870:	ldr	r3, [r0]
   12874:	ldr	r2, [r0, #4]
   12878:	cmp	r3, r2
   1287c:	bcc	12888 <strspn@plt+0x1960>
   12880:	push	{r4, lr}
   12884:	bl	10f10 <abort@plt>
   12888:	ldr	r0, [r3]
   1288c:	cmp	r0, #0
   12890:	bne	128a0 <strspn@plt+0x1978>
   12894:	add	r3, r3, #8
   12898:	b	12878 <strspn@plt+0x1950>
   1289c:	mov	r0, r3
   128a0:	bx	lr
   128a4:	push	{r4, r5, r6, lr}
   128a8:	mov	r4, r0
   128ac:	mov	r5, r1
   128b0:	bl	122cc <strspn@plt+0x13a4>
   128b4:	mov	r2, r0
   128b8:	mov	r3, r0
   128bc:	ldr	r1, [r3]
   128c0:	ldr	r3, [r3, #4]
   128c4:	cmp	r5, r1
   128c8:	bne	128dc <strspn@plt+0x19b4>
   128cc:	cmp	r3, #0
   128d0:	beq	128dc <strspn@plt+0x19b4>
   128d4:	ldr	r0, [r3]
   128d8:	pop	{r4, r5, r6, pc}
   128dc:	cmp	r3, #0
   128e0:	bne	128bc <strspn@plt+0x1994>
   128e4:	ldr	r3, [r4, #4]
   128e8:	add	r2, r2, #8
   128ec:	cmp	r2, r3
   128f0:	bcc	128fc <strspn@plt+0x19d4>
   128f4:	mov	r0, #0
   128f8:	pop	{r4, r5, r6, pc}
   128fc:	ldr	r0, [r2]
   12900:	cmp	r0, #0
   12904:	beq	128e8 <strspn@plt+0x19c0>
   12908:	pop	{r4, r5, r6, pc}
   1290c:	ldr	ip, [r0]
   12910:	mov	r3, #0
   12914:	push	{r4, r5, lr}
   12918:	ldr	lr, [r0, #4]
   1291c:	cmp	ip, lr
   12920:	bcc	1292c <strspn@plt+0x1a04>
   12924:	mov	r0, r3
   12928:	pop	{r4, r5, pc}
   1292c:	ldr	lr, [ip]
   12930:	cmp	lr, #0
   12934:	beq	12960 <strspn@plt+0x1a38>
   12938:	add	r4, r1, r3, lsl #2
   1293c:	mov	lr, ip
   12940:	cmp	r2, r3
   12944:	bls	12924 <strspn@plt+0x19fc>
   12948:	ldr	r5, [lr]
   1294c:	add	r3, r3, #1
   12950:	str	r5, [r4], #4
   12954:	ldr	lr, [lr, #4]
   12958:	cmp	lr, #0
   1295c:	bne	12940 <strspn@plt+0x1a18>
   12960:	add	ip, ip, #8
   12964:	b	12918 <strspn@plt+0x19f0>
   12968:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1296c:	mov	r7, r0
   12970:	ldr	r4, [r0]
   12974:	mov	r8, r1
   12978:	mov	r9, r2
   1297c:	mov	r6, #0
   12980:	ldr	r3, [r7, #4]
   12984:	cmp	r4, r3
   12988:	bcc	12994 <strspn@plt+0x1a6c>
   1298c:	mov	r0, r6
   12990:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12994:	ldr	r3, [r4]
   12998:	cmp	r3, #0
   1299c:	beq	129c8 <strspn@plt+0x1aa0>
   129a0:	mov	r5, r4
   129a4:	mov	r1, r9
   129a8:	ldr	r0, [r5]
   129ac:	blx	r8
   129b0:	cmp	r0, #0
   129b4:	beq	1298c <strspn@plt+0x1a64>
   129b8:	ldr	r5, [r5, #4]
   129bc:	add	r6, r6, #1
   129c0:	cmp	r5, #0
   129c4:	bne	129a4 <strspn@plt+0x1a7c>
   129c8:	add	r4, r4, #8
   129cc:	b	12980 <strspn@plt+0x1a58>
   129d0:	push	{r4, r5, r6, lr}
   129d4:	sub	r4, r0, #1
   129d8:	mov	r5, r1
   129dc:	mov	r0, #0
   129e0:	mov	r6, #31
   129e4:	ldrb	r3, [r4, #1]!
   129e8:	cmp	r3, #0
   129ec:	bne	129f4 <strspn@plt+0x1acc>
   129f0:	pop	{r4, r5, r6, pc}
   129f4:	mov	r1, r5
   129f8:	mla	r0, r6, r0, r3
   129fc:	bl	158e0 <strspn@plt+0x49b8>
   12a00:	mov	r0, r1
   12a04:	b	129e4 <strspn@plt+0x1abc>
   12a08:	push	{lr}		; (str lr, [sp, #-4]!)
   12a0c:	mov	ip, r0
   12a10:	ldr	lr, [pc, #16]	; 12a28 <strspn@plt+0x1b00>
   12a14:	ldm	lr!, {r0, r1, r2, r3}
   12a18:	stmia	ip!, {r0, r1, r2, r3}
   12a1c:	ldr	r3, [lr]
   12a20:	str	r3, [ip]
   12a24:	pop	{pc}		; (ldr pc, [sp], #4)
   12a28:	andeq	r6, r1, ip, lsl r4
   12a2c:	cmp	r2, #0
   12a30:	push	{r4, r5, r6, r7, r8, lr}
   12a34:	mov	r8, r0
   12a38:	ldr	r7, [pc, #176]	; 12af0 <strspn@plt+0x1bc8>
   12a3c:	mov	r0, #40	; 0x28
   12a40:	movne	r7, r2
   12a44:	cmp	r3, #0
   12a48:	mov	r5, r1
   12a4c:	ldr	r6, [pc, #160]	; 12af4 <strspn@plt+0x1bcc>
   12a50:	movne	r6, r3
   12a54:	bl	15280 <strspn@plt+0x4358>
   12a58:	subs	r4, r0, #0
   12a5c:	beq	12ad8 <strspn@plt+0x1bb0>
   12a60:	ldr	r3, [pc, #144]	; 12af8 <strspn@plt+0x1bd0>
   12a64:	cmp	r5, #0
   12a68:	mov	r0, r4
   12a6c:	moveq	r5, r3
   12a70:	str	r5, [r0, #20]!
   12a74:	bl	124a8 <strspn@plt+0x1580>
   12a78:	cmp	r0, #0
   12a7c:	beq	12ae0 <strspn@plt+0x1bb8>
   12a80:	mov	r1, r5
   12a84:	mov	r0, r8
   12a88:	bl	123e0 <strspn@plt+0x14b8>
   12a8c:	cmp	r0, #0
   12a90:	str	r0, [r4, #8]
   12a94:	beq	12ae0 <strspn@plt+0x1bb8>
   12a98:	mov	r1, #8
   12a9c:	bl	15238 <strspn@plt+0x4310>
   12aa0:	cmp	r0, #0
   12aa4:	str	r0, [r4]
   12aa8:	beq	12ae0 <strspn@plt+0x1bb8>
   12aac:	ldr	r3, [r4, #8]
   12ab0:	ldr	r2, [sp, #24]
   12ab4:	str	r7, [r4, #24]
   12ab8:	add	r0, r0, r3, lsl #3
   12abc:	mov	r3, #0
   12ac0:	str	r0, [r4, #4]
   12ac4:	str	r3, [r4, #12]
   12ac8:	str	r3, [r4, #16]
   12acc:	str	r6, [r4, #28]
   12ad0:	str	r2, [r4, #32]
   12ad4:	str	r3, [r4, #36]	; 0x24
   12ad8:	mov	r0, r4
   12adc:	pop	{r4, r5, r6, r7, r8, pc}
   12ae0:	mov	r0, r4
   12ae4:	bl	12250 <strspn@plt+0x1328>
   12ae8:	mov	r4, #0
   12aec:	b	12ad8 <strspn@plt+0x1bb0>
   12af0:	andeq	r2, r1, r8, lsr #5
   12af4:			; <UNDEFINED> instruction: 0x000122bc
   12af8:	andeq	r6, r1, ip, lsl r4
   12afc:	push	{r4, r5, r6, r7, r8, lr}
   12b00:	mov	r5, r0
   12b04:	ldr	r4, [r0]
   12b08:	mov	r7, #0
   12b0c:	add	r4, r4, #8
   12b10:	ldr	r2, [r5, #4]
   12b14:	sub	r3, r4, #8
   12b18:	cmp	r2, r3
   12b1c:	bhi	12b30 <strspn@plt+0x1c08>
   12b20:	mov	r3, #0
   12b24:	str	r3, [r5, #12]
   12b28:	str	r3, [r5, #16]
   12b2c:	pop	{r4, r5, r6, r7, r8, pc}
   12b30:	ldr	r3, [r4, #-8]
   12b34:	cmp	r3, #0
   12b38:	ldrne	r6, [r4, #-4]
   12b3c:	bne	12b70 <strspn@plt+0x1c48>
   12b40:	add	r4, r4, #8
   12b44:	b	12b10 <strspn@plt+0x1be8>
   12b48:	cmp	r3, #0
   12b4c:	beq	12b58 <strspn@plt+0x1c30>
   12b50:	ldr	r0, [r6]
   12b54:	blx	r3
   12b58:	ldr	r3, [r6, #4]
   12b5c:	ldr	r2, [r5, #36]	; 0x24
   12b60:	str	r7, [r6]
   12b64:	str	r2, [r6, #4]
   12b68:	str	r6, [r5, #36]	; 0x24
   12b6c:	mov	r6, r3
   12b70:	cmp	r6, #0
   12b74:	ldr	r3, [r5, #32]
   12b78:	bne	12b48 <strspn@plt+0x1c20>
   12b7c:	cmp	r3, #0
   12b80:	beq	12b8c <strspn@plt+0x1c64>
   12b84:	ldr	r0, [r4, #-8]
   12b88:	blx	r3
   12b8c:	str	r7, [r4, #-8]
   12b90:	str	r7, [r4, #-4]
   12b94:	b	12b40 <strspn@plt+0x1c18>
   12b98:	ldr	r3, [r0, #32]
   12b9c:	push	{r4, r5, r6, lr}
   12ba0:	cmp	r3, #0
   12ba4:	mov	r4, r0
   12ba8:	bne	12bdc <strspn@plt+0x1cb4>
   12bac:	ldr	r5, [r4]
   12bb0:	ldr	r3, [r4, #4]
   12bb4:	cmp	r5, r3
   12bb8:	bcc	12c2c <strspn@plt+0x1d04>
   12bbc:	ldr	r0, [r4, #36]	; 0x24
   12bc0:	cmp	r0, #0
   12bc4:	bne	12c4c <strspn@plt+0x1d24>
   12bc8:	ldr	r0, [r4]
   12bcc:	bl	12250 <strspn@plt+0x1328>
   12bd0:	mov	r0, r4
   12bd4:	pop	{r4, r5, r6, lr}
   12bd8:	b	12250 <strspn@plt+0x1328>
   12bdc:	ldr	r3, [r0, #16]
   12be0:	cmp	r3, #0
   12be4:	ldrne	r5, [r0]
   12be8:	beq	12bac <strspn@plt+0x1c84>
   12bec:	ldr	r3, [r4, #4]
   12bf0:	cmp	r5, r3
   12bf4:	bcs	12bac <strspn@plt+0x1c84>
   12bf8:	ldr	r3, [r5]
   12bfc:	cmp	r3, #0
   12c00:	movne	r6, r5
   12c04:	bne	12c10 <strspn@plt+0x1ce8>
   12c08:	add	r5, r5, #8
   12c0c:	b	12bec <strspn@plt+0x1cc4>
   12c10:	ldr	r0, [r6]
   12c14:	ldr	r3, [r4, #32]
   12c18:	blx	r3
   12c1c:	ldr	r6, [r6, #4]
   12c20:	cmp	r6, #0
   12c24:	bne	12c10 <strspn@plt+0x1ce8>
   12c28:	b	12c08 <strspn@plt+0x1ce0>
   12c2c:	ldr	r0, [r5, #4]
   12c30:	cmp	r0, #0
   12c34:	addeq	r5, r5, #8
   12c38:	beq	12bb0 <strspn@plt+0x1c88>
   12c3c:	ldr	r6, [r0, #4]
   12c40:	bl	12250 <strspn@plt+0x1328>
   12c44:	mov	r0, r6
   12c48:	b	12c30 <strspn@plt+0x1d08>
   12c4c:	ldr	r5, [r0, #4]
   12c50:	bl	12250 <strspn@plt+0x1328>
   12c54:	mov	r0, r5
   12c58:	b	12bc0 <strspn@plt+0x1c98>
   12c5c:	push	{r4, r5, lr}
   12c60:	mov	r4, r0
   12c64:	sub	sp, sp, #44	; 0x2c
   12c68:	mov	r0, r1
   12c6c:	ldr	r1, [r4, #20]
   12c70:	bl	123e0 <strspn@plt+0x14b8>
   12c74:	subs	r5, r0, #0
   12c78:	bne	12c8c <strspn@plt+0x1d64>
   12c7c:	mov	r5, #0
   12c80:	mov	r0, r5
   12c84:	add	sp, sp, #44	; 0x2c
   12c88:	pop	{r4, r5, pc}
   12c8c:	ldr	r3, [r4, #8]
   12c90:	cmp	r5, r3
   12c94:	beq	12d7c <strspn@plt+0x1e54>
   12c98:	mov	r1, #8
   12c9c:	bl	15238 <strspn@plt+0x4310>
   12ca0:	cmp	r0, #0
   12ca4:	str	r0, [sp]
   12ca8:	beq	12c7c <strspn@plt+0x1d54>
   12cac:	ldr	r3, [r4, #20]
   12cb0:	add	r0, r0, r5, lsl #3
   12cb4:	str	r3, [sp, #20]
   12cb8:	ldr	r3, [r4, #24]
   12cbc:	mov	r2, #0
   12cc0:	str	r3, [sp, #24]
   12cc4:	ldr	r3, [r4, #28]
   12cc8:	str	r0, [sp, #4]
   12ccc:	str	r3, [sp, #28]
   12cd0:	ldr	r3, [r4, #32]
   12cd4:	mov	r1, r4
   12cd8:	str	r3, [sp, #32]
   12cdc:	ldr	r3, [r4, #36]	; 0x24
   12ce0:	mov	r0, sp
   12ce4:	str	r5, [sp, #8]
   12ce8:	str	r2, [sp, #12]
   12cec:	str	r2, [sp, #16]
   12cf0:	str	r3, [sp, #36]	; 0x24
   12cf4:	bl	12558 <strspn@plt+0x1630>
   12cf8:	subs	r5, r0, #0
   12cfc:	beq	12d34 <strspn@plt+0x1e0c>
   12d00:	ldr	r0, [r4]
   12d04:	bl	12250 <strspn@plt+0x1328>
   12d08:	ldr	r3, [sp]
   12d0c:	str	r3, [r4]
   12d10:	ldr	r3, [sp, #4]
   12d14:	str	r3, [r4, #4]
   12d18:	ldr	r3, [sp, #8]
   12d1c:	str	r3, [r4, #8]
   12d20:	ldr	r3, [sp, #12]
   12d24:	str	r3, [r4, #12]
   12d28:	ldr	r3, [sp, #36]	; 0x24
   12d2c:	str	r3, [r4, #36]	; 0x24
   12d30:	b	12c80 <strspn@plt+0x1d58>
   12d34:	ldr	r3, [sp, #36]	; 0x24
   12d38:	mov	r2, #1
   12d3c:	str	r3, [r4, #36]	; 0x24
   12d40:	mov	r1, sp
   12d44:	mov	r0, r4
   12d48:	bl	12558 <strspn@plt+0x1630>
   12d4c:	cmp	r0, #0
   12d50:	bne	12d58 <strspn@plt+0x1e30>
   12d54:	bl	10f10 <abort@plt>
   12d58:	mov	r2, r5
   12d5c:	mov	r1, sp
   12d60:	mov	r0, r4
   12d64:	bl	12558 <strspn@plt+0x1630>
   12d68:	cmp	r0, #0
   12d6c:	beq	12d54 <strspn@plt+0x1e2c>
   12d70:	ldr	r0, [sp]
   12d74:	bl	12250 <strspn@plt+0x1328>
   12d78:	b	12c80 <strspn@plt+0x1d58>
   12d7c:	mov	r5, #1
   12d80:	b	12c80 <strspn@plt+0x1d58>
   12d84:	push	{r0, r1, r4, r5, r6, lr}
   12d88:	subs	r6, r1, #0
   12d8c:	bne	12d94 <strspn@plt+0x1e6c>
   12d90:	bl	10f10 <abort@plt>
   12d94:	mov	r5, r2
   12d98:	mov	r3, #0
   12d9c:	add	r2, sp, #4
   12da0:	mov	r4, r0
   12da4:	bl	12300 <strspn@plt+0x13d8>
   12da8:	cmp	r0, #0
   12dac:	beq	12dc4 <strspn@plt+0x1e9c>
   12db0:	cmp	r5, #0
   12db4:	strne	r0, [r5]
   12db8:	movne	r0, #0
   12dbc:	moveq	r0, r5
   12dc0:	b	12e44 <strspn@plt+0x1f1c>
   12dc4:	vldr	s15, [r4, #12]
   12dc8:	ldr	r3, [r4, #20]
   12dcc:	vcvt.f32.u32	s14, s15
   12dd0:	vldr	s15, [r4, #8]
   12dd4:	vldr	s13, [r3, #8]
   12dd8:	vcvt.f32.u32	s15, s15
   12ddc:	vmul.f32	s15, s15, s13
   12de0:	vcmpe.f32	s14, s15
   12de4:	vmrs	APSR_nzcv, fpscr
   12de8:	ble	12e80 <strspn@plt+0x1f58>
   12dec:	add	r0, r4, #20
   12df0:	bl	124a8 <strspn@plt+0x1580>
   12df4:	vldr	s15, [r4, #8]
   12df8:	ldr	r3, [r4, #20]
   12dfc:	vldr	s14, [r4, #12]
   12e00:	vcvt.f32.u32	s15, s15
   12e04:	vldr	s13, [r3, #8]
   12e08:	vcvt.f32.u32	s14, s14
   12e0c:	vmul.f32	s12, s13, s15
   12e10:	vcmpe.f32	s14, s12
   12e14:	vmrs	APSR_nzcv, fpscr
   12e18:	ble	12e80 <strspn@plt+0x1f58>
   12e1c:	vldr	s14, [r3, #12]
   12e20:	ldrb	r2, [r3, #16]
   12e24:	vmul.f32	s15, s15, s14
   12e28:	cmp	r2, #0
   12e2c:	vldr	s14, [pc, #200]	; 12efc <strspn@plt+0x1fd4>
   12e30:	vmuleq.f32	s15, s15, s13
   12e34:	vcmpe.f32	s15, s14
   12e38:	vmrs	APSR_nzcv, fpscr
   12e3c:	blt	12e4c <strspn@plt+0x1f24>
   12e40:	mvn	r0, #0
   12e44:	add	sp, sp, #8
   12e48:	pop	{r4, r5, r6, pc}
   12e4c:	vcvt.u32.f32	s15, s15
   12e50:	mov	r0, r4
   12e54:	vmov	r1, s15
   12e58:	bl	12c5c <strspn@plt+0x1d34>
   12e5c:	cmp	r0, #0
   12e60:	beq	12e40 <strspn@plt+0x1f18>
   12e64:	mov	r3, #0
   12e68:	add	r2, sp, #4
   12e6c:	mov	r1, r6
   12e70:	mov	r0, r4
   12e74:	bl	12300 <strspn@plt+0x13d8>
   12e78:	cmp	r0, #0
   12e7c:	bne	12d90 <strspn@plt+0x1e68>
   12e80:	ldr	r3, [sp, #4]
   12e84:	ldr	r2, [r3]
   12e88:	cmp	r2, #0
   12e8c:	beq	12edc <strspn@plt+0x1fb4>
   12e90:	ldr	r0, [r4, #36]	; 0x24
   12e94:	cmp	r0, #0
   12e98:	ldrne	r3, [r0, #4]
   12e9c:	strne	r3, [r4, #36]	; 0x24
   12ea0:	bne	12eb4 <strspn@plt+0x1f8c>
   12ea4:	mov	r0, #8
   12ea8:	bl	15280 <strspn@plt+0x4358>
   12eac:	cmp	r0, #0
   12eb0:	beq	12e40 <strspn@plt+0x1f18>
   12eb4:	ldr	r3, [sp, #4]
   12eb8:	str	r6, [r0]
   12ebc:	ldr	r2, [r3, #4]
   12ec0:	str	r2, [r0, #4]
   12ec4:	str	r0, [r3, #4]
   12ec8:	ldr	r3, [r4, #16]
   12ecc:	add	r3, r3, #1
   12ed0:	str	r3, [r4, #16]
   12ed4:	mov	r0, #1
   12ed8:	b	12e44 <strspn@plt+0x1f1c>
   12edc:	str	r6, [r3]
   12ee0:	ldr	r3, [r4, #16]
   12ee4:	add	r3, r3, #1
   12ee8:	str	r3, [r4, #16]
   12eec:	ldr	r3, [r4, #12]
   12ef0:	add	r3, r3, #1
   12ef4:	str	r3, [r4, #12]
   12ef8:	b	12ed4 <strspn@plt+0x1fac>
   12efc:	svcmi	0x00800000
   12f00:	push	{r0, r1, r4, lr}
   12f04:	add	r2, sp, #4
   12f08:	mov	r4, r1
   12f0c:	bl	12d84 <strspn@plt+0x1e5c>
   12f10:	cmn	r0, #1
   12f14:	moveq	r0, #0
   12f18:	beq	12f28 <strspn@plt+0x2000>
   12f1c:	cmp	r0, #0
   12f20:	movne	r0, r4
   12f24:	ldreq	r0, [sp, #4]
   12f28:	add	sp, sp, #8
   12f2c:	pop	{r4, pc}
   12f30:	push	{r0, r1, r4, r5, r6, lr}
   12f34:	mov	r3, #1
   12f38:	add	r2, sp, #4
   12f3c:	mov	r4, r0
   12f40:	bl	12300 <strspn@plt+0x13d8>
   12f44:	subs	r5, r0, #0
   12f48:	beq	13000 <strspn@plt+0x20d8>
   12f4c:	ldr	r3, [r4, #16]
   12f50:	sub	r3, r3, #1
   12f54:	str	r3, [r4, #16]
   12f58:	ldr	r3, [sp, #4]
   12f5c:	ldr	r3, [r3]
   12f60:	cmp	r3, #0
   12f64:	bne	13000 <strspn@plt+0x20d8>
   12f68:	vldr	s14, [r4, #8]
   12f6c:	ldr	r3, [r4, #12]
   12f70:	sub	r3, r3, #1
   12f74:	vcvt.f32.u32	s14, s14
   12f78:	vmov	s15, r3
   12f7c:	str	r3, [r4, #12]
   12f80:	ldr	r3, [r4, #20]
   12f84:	vcvt.f32.u32	s15, s15
   12f88:	vldr	s13, [r3]
   12f8c:	vmul.f32	s14, s14, s13
   12f90:	vcmpe.f32	s15, s14
   12f94:	vmrs	APSR_nzcv, fpscr
   12f98:	bpl	13000 <strspn@plt+0x20d8>
   12f9c:	add	r0, r4, #20
   12fa0:	bl	124a8 <strspn@plt+0x1580>
   12fa4:	vldr	s15, [r4, #8]
   12fa8:	vldr	s14, [r4, #12]
   12fac:	ldr	r3, [r4, #20]
   12fb0:	vcvt.f32.u32	s15, s15
   12fb4:	vcvt.f32.u32	s13, s14
   12fb8:	vldr	s14, [r3]
   12fbc:	vmul.f32	s14, s15, s14
   12fc0:	vcmpe.f32	s13, s14
   12fc4:	vmrs	APSR_nzcv, fpscr
   12fc8:	bpl	13000 <strspn@plt+0x20d8>
   12fcc:	vldr	s14, [r3, #4]
   12fd0:	ldrb	r2, [r3, #16]
   12fd4:	mov	r0, r4
   12fd8:	vmul.f32	s15, s15, s14
   12fdc:	cmp	r2, #0
   12fe0:	vldreq	s14, [r3, #8]
   12fe4:	vmuleq.f32	s15, s15, s14
   12fe8:	vcvt.u32.f32	s15, s15
   12fec:	vmov	r1, s15
   12ff0:	bl	12c5c <strspn@plt+0x1d34>
   12ff4:	cmp	r0, #0
   12ff8:	ldreq	r0, [r4, #36]	; 0x24
   12ffc:	beq	13018 <strspn@plt+0x20f0>
   13000:	mov	r0, r5
   13004:	add	sp, sp, #8
   13008:	pop	{r4, r5, r6, pc}
   1300c:	ldr	r6, [r0, #4]
   13010:	bl	12250 <strspn@plt+0x1328>
   13014:	mov	r0, r6
   13018:	cmp	r0, #0
   1301c:	bne	1300c <strspn@plt+0x20e4>
   13020:	str	r0, [r4, #36]	; 0x24
   13024:	b	13000 <strspn@plt+0x20d8>
   13028:	b	12f30 <strspn@plt+0x2008>
   1302c:	push	{r4, r5, r6, lr}
   13030:	mov	r4, r0
   13034:	ldr	r0, [r0]
   13038:	mov	r6, r1
   1303c:	bl	15518 <strspn@plt+0x45f0>
   13040:	ldrd	r4, [r4, #8]
   13044:	mov	r2, r6
   13048:	mov	r3, #0
   1304c:	eor	r4, r4, r0
   13050:	mov	r0, r4
   13054:	mov	r1, r5
   13058:	bl	15b40 <strspn@plt+0x4c18>
   1305c:	mov	r0, r2
   13060:	pop	{r4, r5, r6, pc}
   13064:	ldrd	r2, [r1, #8]
   13068:	push	{r4, r5, r6, lr}
   1306c:	ldrd	r4, [r0, #8]
   13070:	cmp	r5, r3
   13074:	cmpeq	r4, r2
   13078:	bne	130a8 <strspn@plt+0x2180>
   1307c:	ldrd	r4, [r0, #16]
   13080:	ldrd	r2, [r1, #16]
   13084:	cmp	r5, r3
   13088:	cmpeq	r4, r2
   1308c:	bne	130a8 <strspn@plt+0x2180>
   13090:	ldr	r1, [r1]
   13094:	ldr	r0, [r0]
   13098:	bl	10cd0 <strcmp@plt>
   1309c:	clz	r0, r0
   130a0:	lsr	r0, r0, #5
   130a4:	pop	{r4, r5, r6, pc}
   130a8:	mov	r0, #0
   130ac:	pop	{r4, r5, r6, pc}
   130b0:	push	{r4, lr}
   130b4:	mov	r4, r0
   130b8:	ldr	r0, [r0]
   130bc:	bl	12250 <strspn@plt+0x1328>
   130c0:	mov	r0, r4
   130c4:	pop	{r4, lr}
   130c8:	b	12250 <strspn@plt+0x1328>
   130cc:	push	{r4, r5, r6, lr}
   130d0:	subs	r5, r0, #0
   130d4:	bne	130ec <strspn@plt+0x21c4>
   130d8:	ldr	r3, [pc, #124]	; 1315c <strspn@plt+0x2234>
   130dc:	ldr	r0, [pc, #124]	; 13160 <strspn@plt+0x2238>
   130e0:	ldr	r1, [r3]
   130e4:	bl	10ef8 <fputs@plt>
   130e8:	bl	10f10 <abort@plt>
   130ec:	mov	r1, #47	; 0x2f
   130f0:	bl	10ec8 <strrchr@plt>
   130f4:	cmp	r0, #0
   130f8:	addne	r4, r0, #1
   130fc:	moveq	r4, r5
   13100:	sub	r3, r4, r5
   13104:	cmp	r3, #6
   13108:	ble	13148 <strspn@plt+0x2220>
   1310c:	mov	r2, #7
   13110:	ldr	r1, [pc, #76]	; 13164 <strspn@plt+0x223c>
   13114:	sub	r0, r4, #7
   13118:	bl	10f04 <strncmp@plt>
   1311c:	cmp	r0, #0
   13120:	bne	13148 <strspn@plt+0x2220>
   13124:	mov	r2, #3
   13128:	ldr	r1, [pc, #56]	; 13168 <strspn@plt+0x2240>
   1312c:	mov	r0, r4
   13130:	bl	10f04 <strncmp@plt>
   13134:	cmp	r0, #0
   13138:	movne	r5, r4
   1313c:	ldreq	r3, [pc, #40]	; 1316c <strspn@plt+0x2244>
   13140:	addeq	r5, r4, #3
   13144:	streq	r5, [r3]
   13148:	ldr	r3, [pc, #32]	; 13170 <strspn@plt+0x2248>
   1314c:	str	r5, [r3]
   13150:	ldr	r3, [pc, #28]	; 13174 <strspn@plt+0x224c>
   13154:	str	r5, [r3]
   13158:	pop	{r4, r5, r6, pc}
   1315c:	andeq	r7, r2, r0, asr r1
   13160:	muleq	r1, r9, r4
   13164:	ldrdeq	r6, [r1], -r1
   13168:	ldrdeq	r6, [r1], -r9
   1316c:	andeq	r7, r2, r0, asr #2
   13170:	andeq	r7, r2, r4, ror r1
   13174:	andeq	r7, r2, r4, asr #2
   13178:	push	{r4, r5, r6, lr}
   1317c:	mov	r2, #48	; 0x30
   13180:	mov	r5, r1
   13184:	mov	r1, #0
   13188:	mov	r4, r0
   1318c:	bl	10e74 <memset@plt>
   13190:	cmp	r5, #10
   13194:	bne	1319c <strspn@plt+0x2274>
   13198:	bl	10f10 <abort@plt>
   1319c:	str	r5, [r4]
   131a0:	mov	r0, r4
   131a4:	pop	{r4, r5, r6, pc}
   131a8:	push	{r4, r5, r6, lr}
   131ac:	mov	r4, r0
   131b0:	mov	r5, r1
   131b4:	bl	15544 <strspn@plt+0x461c>
   131b8:	ldrb	r3, [r0]
   131bc:	bic	r3, r3, #32
   131c0:	cmp	r3, #85	; 0x55
   131c4:	bne	13234 <strspn@plt+0x230c>
   131c8:	ldrb	r3, [r0, #1]
   131cc:	bic	r3, r3, #32
   131d0:	cmp	r3, #84	; 0x54
   131d4:	bne	1320c <strspn@plt+0x22e4>
   131d8:	ldrb	r3, [r0, #2]
   131dc:	bic	r3, r3, #32
   131e0:	cmp	r3, #70	; 0x46
   131e4:	bne	1320c <strspn@plt+0x22e4>
   131e8:	ldrb	r3, [r0, #3]
   131ec:	cmp	r3, #45	; 0x2d
   131f0:	bne	1320c <strspn@plt+0x22e4>
   131f4:	ldrb	r3, [r0, #4]
   131f8:	cmp	r3, #56	; 0x38
   131fc:	bne	1320c <strspn@plt+0x22e4>
   13200:	ldrb	r3, [r0, #5]
   13204:	cmp	r3, #0
   13208:	beq	13220 <strspn@plt+0x22f8>
   1320c:	ldr	r1, [pc, #144]	; 132a4 <strspn@plt+0x237c>
   13210:	ldr	r0, [pc, #144]	; 132a8 <strspn@plt+0x2380>
   13214:	cmp	r5, #9
   13218:	movne	r0, r1
   1321c:	pop	{r4, r5, r6, pc}
   13220:	ldrb	r3, [r4]
   13224:	ldr	r1, [pc, #128]	; 132ac <strspn@plt+0x2384>
   13228:	ldr	r0, [pc, #128]	; 132b0 <strspn@plt+0x2388>
   1322c:	cmp	r3, #96	; 0x60
   13230:	b	13218 <strspn@plt+0x22f0>
   13234:	cmp	r3, #71	; 0x47
   13238:	bne	1320c <strspn@plt+0x22e4>
   1323c:	ldrb	r3, [r0, #1]
   13240:	bic	r3, r3, #32
   13244:	cmp	r3, #66	; 0x42
   13248:	bne	1320c <strspn@plt+0x22e4>
   1324c:	ldrb	r3, [r0, #2]
   13250:	cmp	r3, #49	; 0x31
   13254:	bne	1320c <strspn@plt+0x22e4>
   13258:	ldrb	r3, [r0, #3]
   1325c:	cmp	r3, #56	; 0x38
   13260:	bne	1320c <strspn@plt+0x22e4>
   13264:	ldrb	r3, [r0, #4]
   13268:	cmp	r3, #48	; 0x30
   1326c:	bne	1320c <strspn@plt+0x22e4>
   13270:	ldrb	r3, [r0, #5]
   13274:	cmp	r3, #51	; 0x33
   13278:	bne	1320c <strspn@plt+0x22e4>
   1327c:	ldrb	r3, [r0, #6]
   13280:	cmp	r3, #48	; 0x30
   13284:	bne	1320c <strspn@plt+0x22e4>
   13288:	ldrb	r3, [r0, #7]
   1328c:	cmp	r3, #0
   13290:	bne	1320c <strspn@plt+0x22e4>
   13294:	ldrb	r3, [r4]
   13298:	ldr	r1, [pc, #20]	; 132b4 <strspn@plt+0x238c>
   1329c:	ldr	r0, [pc, #20]	; 132b8 <strspn@plt+0x2390>
   132a0:	b	1322c <strspn@plt+0x2304>
   132a4:	andeq	r6, r1, r5, asr #10
   132a8:	andeq	r6, r1, r3, asr #10
   132ac:	andeq	r6, r1, r8, lsr r5
   132b0:	andeq	r6, r1, r4, lsr r5
   132b4:	andeq	r6, r1, r0, asr #10
   132b8:	andeq	r6, r1, ip, lsr r5
   132bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132c0:	sub	sp, sp, #108	; 0x6c
   132c4:	mov	r8, r0
   132c8:	str	r3, [sp, #36]	; 0x24
   132cc:	mov	r5, r1
   132d0:	str	r2, [sp, #44]	; 0x2c
   132d4:	ldr	sl, [sp, #144]	; 0x90
   132d8:	bl	10d9c <__ctype_get_mb_cur_max@plt>
   132dc:	ldr	r3, [sp, #148]	; 0x94
   132e0:	mov	r7, #0
   132e4:	str	r7, [sp, #48]	; 0x30
   132e8:	lsr	r6, r3, #1
   132ec:	and	r6, r6, #1
   132f0:	mov	r3, #1
   132f4:	str	r3, [sp, #72]	; 0x48
   132f8:	str	r7, [sp, #24]
   132fc:	str	r7, [sp, #32]
   13300:	str	r7, [sp, #40]	; 0x28
   13304:	str	r7, [sp, #60]	; 0x3c
   13308:	str	r0, [sp, #76]	; 0x4c
   1330c:	cmp	sl, #10
   13310:	ldrls	pc, [pc, sl, lsl #2]
   13314:	b	13550 <strspn@plt+0x2628>
   13318:	andeq	r3, r1, r4, asr #6
   1331c:	ldrdeq	r3, [r1], -r8
   13320:	andeq	r3, r1, ip, lsl r5
   13324:	andeq	r3, r1, r8, ror #10
   13328:	strdeq	r3, [r1], -r8
   1332c:	andeq	r3, r1, r0, asr r3
   13330:			; <UNDEFINED> instruction: 0x00013fb8
   13334:	andeq	r3, r1, r4, asr r5
   13338:	andeq	r3, r1, r8, asr #8
   1333c:	andeq	r3, r1, r8, asr #8
   13340:	andeq	r3, r1, r8, asr #8
   13344:	mov	r6, #0
   13348:	mov	r4, #0
   1334c:	b	1337c <strspn@plt+0x2454>
   13350:	cmp	r6, #0
   13354:	bne	13578 <strspn@plt+0x2650>
   13358:	cmp	r5, #0
   1335c:	movne	r3, #34	; 0x22
   13360:	strbne	r3, [r8]
   13364:	mov	r3, #1
   13368:	str	r3, [sp, #24]
   1336c:	str	r3, [sp, #32]
   13370:	mov	r4, #1
   13374:	ldr	r3, [pc, #3172]	; 13fe0 <strspn@plt+0x30b8>
   13378:	str	r3, [sp, #40]	; 0x28
   1337c:	mov	r9, r5
   13380:	mov	r3, #0
   13384:	str	r7, [sp, #68]	; 0x44
   13388:	str	r3, [sp, #28]
   1338c:	ldr	r3, [sp, #36]	; 0x24
   13390:	cmn	r3, #1
   13394:	bne	13f24 <strspn@plt+0x2ffc>
   13398:	ldr	r3, [sp, #44]	; 0x2c
   1339c:	ldr	r2, [sp, #28]
   133a0:	ldrb	r3, [r3, r2]
   133a4:	adds	r3, r3, #0
   133a8:	movne	r3, #1
   133ac:	str	r3, [sp, #52]	; 0x34
   133b0:	ldr	r3, [sp, #52]	; 0x34
   133b4:	cmp	r3, #0
   133b8:	bne	135a0 <strspn@plt+0x2678>
   133bc:	sub	r2, sl, #2
   133c0:	clz	r2, r2
   133c4:	lsr	r2, r2, #5
   133c8:	and	r3, r6, r2
   133cc:	cmp	r4, #0
   133d0:	movne	r3, #0
   133d4:	andeq	r3, r3, #1
   133d8:	cmp	r3, #0
   133dc:	bne	13768 <strspn@plt+0x2840>
   133e0:	eor	r3, r6, #1
   133e4:	ands	r2, r2, r3
   133e8:	beq	13f5c <strspn@plt+0x3034>
   133ec:	ldr	r3, [sp, #68]	; 0x44
   133f0:	cmp	r3, #0
   133f4:	beq	13f94 <strspn@plt+0x306c>
   133f8:	ldr	r3, [sp, #72]	; 0x48
   133fc:	cmp	r3, #0
   13400:	beq	13f38 <strspn@plt+0x3010>
   13404:	ldr	r3, [sp, #160]	; 0xa0
   13408:	ldr	r2, [sp, #44]	; 0x2c
   1340c:	str	r3, [sp, #16]
   13410:	ldr	r3, [sp, #156]	; 0x9c
   13414:	ldr	r1, [sp, #60]	; 0x3c
   13418:	str	r3, [sp, #12]
   1341c:	ldr	r3, [sp, #152]	; 0x98
   13420:	str	r3, [sp, #8]
   13424:	ldr	r3, [sp, #148]	; 0x94
   13428:	str	r3, [sp, #4]
   1342c:	mov	r3, #5
   13430:	str	r3, [sp]
   13434:	ldr	r3, [sp, #36]	; 0x24
   13438:	mov	r0, r8
   1343c:	bl	132bc <strspn@plt+0x2394>
   13440:	mov	r4, r0
   13444:	b	13f88 <strspn@plt+0x3060>
   13448:	cmp	sl, #10
   1344c:	beq	134a8 <strspn@plt+0x2580>
   13450:	ldr	r4, [pc, #2956]	; 13fe4 <strspn@plt+0x30bc>
   13454:	mov	r2, #5
   13458:	mov	r1, r4
   1345c:	mov	r0, #0
   13460:	bl	10d48 <dcgettext@plt>
   13464:	cmp	r0, r4
   13468:	str	r0, [sp, #156]	; 0x9c
   1346c:	bne	1347c <strspn@plt+0x2554>
   13470:	mov	r1, sl
   13474:	bl	131a8 <strspn@plt+0x2280>
   13478:	str	r0, [sp, #156]	; 0x9c
   1347c:	ldr	r4, [pc, #2916]	; 13fe8 <strspn@plt+0x30c0>
   13480:	mov	r2, #5
   13484:	mov	r1, r4
   13488:	mov	r0, #0
   1348c:	bl	10d48 <dcgettext@plt>
   13490:	cmp	r0, r4
   13494:	str	r0, [sp, #160]	; 0xa0
   13498:	bne	134a8 <strspn@plt+0x2580>
   1349c:	mov	r1, sl
   134a0:	bl	131a8 <strspn@plt+0x2280>
   134a4:	str	r0, [sp, #160]	; 0xa0
   134a8:	cmp	r6, #0
   134ac:	moveq	r4, r6
   134b0:	beq	134c8 <strspn@plt+0x25a0>
   134b4:	mov	r4, #0
   134b8:	b	134d8 <strspn@plt+0x25b0>
   134bc:	cmp	r5, r4
   134c0:	strbhi	r3, [r8, r4]
   134c4:	add	r4, r4, #1
   134c8:	ldr	r3, [sp, #156]	; 0x9c
   134cc:	ldrb	r3, [r3, r4]
   134d0:	cmp	r3, #0
   134d4:	bne	134bc <strspn@plt+0x2594>
   134d8:	ldr	r0, [sp, #160]	; 0xa0
   134dc:	bl	10e50 <strlen@plt>
   134e0:	ldr	r3, [sp, #160]	; 0xa0
   134e4:	str	r3, [sp, #40]	; 0x28
   134e8:	mov	r3, #1
   134ec:	str	r3, [sp, #24]
   134f0:	str	r0, [sp, #32]
   134f4:	b	1337c <strspn@plt+0x2454>
   134f8:	mov	r3, #1
   134fc:	cmp	r6, #0
   13500:	streq	r3, [sp, #24]
   13504:	beq	13524 <strspn@plt+0x25fc>
   13508:	str	r3, [sp, #32]
   1350c:	ldr	r3, [pc, #2772]	; 13fe8 <strspn@plt+0x30c0>
   13510:	mov	r4, #0
   13514:	str	r3, [sp, #40]	; 0x28
   13518:	b	13548 <strspn@plt+0x2620>
   1351c:	cmp	r6, #0
   13520:	bne	13590 <strspn@plt+0x2668>
   13524:	cmp	r5, #0
   13528:	movne	r3, #39	; 0x27
   1352c:	strbne	r3, [r8]
   13530:	mov	r3, #1
   13534:	str	r3, [sp, #32]
   13538:	mov	r6, #0
   1353c:	ldr	r3, [pc, #2724]	; 13fe8 <strspn@plt+0x30c0>
   13540:	mov	r4, #1
   13544:	str	r3, [sp, #40]	; 0x28
   13548:	mov	sl, #2
   1354c:	b	1337c <strspn@plt+0x2454>
   13550:	bl	10f10 <abort@plt>
   13554:	mov	r6, #0
   13558:	mov	r3, #1
   1355c:	str	r3, [sp, #24]
   13560:	mov	r4, r6
   13564:	b	1337c <strspn@plt+0x2454>
   13568:	mov	r6, #1
   1356c:	str	r6, [sp, #24]
   13570:	str	r6, [sp, #32]
   13574:	b	1350c <strspn@plt+0x25e4>
   13578:	mov	r3, #1
   1357c:	str	r3, [sp, #32]
   13580:	ldr	r3, [pc, #2648]	; 13fe0 <strspn@plt+0x30b8>
   13584:	str	r6, [sp, #24]
   13588:	str	r3, [sp, #40]	; 0x28
   1358c:	b	13348 <strspn@plt+0x2420>
   13590:	mov	r3, #1
   13594:	str	r3, [sp, #32]
   13598:	ldr	r3, [pc, #2632]	; 13fe8 <strspn@plt+0x30c0>
   1359c:	b	13588 <strspn@plt+0x2660>
   135a0:	ldr	r3, [sp, #32]
   135a4:	ldr	fp, [sp, #24]
   135a8:	cmp	sl, #2
   135ac:	moveq	fp, #0
   135b0:	andne	fp, fp, #1
   135b4:	adds	r5, r3, #0
   135b8:	movne	r5, #1
   135bc:	ands	r3, r5, fp
   135c0:	str	r3, [sp, #64]	; 0x40
   135c4:	beq	13694 <strspn@plt+0x276c>
   135c8:	ldr	r2, [sp, #32]
   135cc:	ldr	r3, [sp, #28]
   135d0:	add	r7, r3, r2
   135d4:	mov	r3, r2
   135d8:	ldr	r2, [sp, #36]	; 0x24
   135dc:	cmp	r3, #1
   135e0:	movls	r3, #0
   135e4:	movhi	r3, #1
   135e8:	cmn	r2, #1
   135ec:	movne	r3, #0
   135f0:	cmp	r3, #0
   135f4:	beq	13604 <strspn@plt+0x26dc>
   135f8:	ldr	r0, [sp, #44]	; 0x2c
   135fc:	bl	10e50 <strlen@plt>
   13600:	str	r0, [sp, #36]	; 0x24
   13604:	ldr	r3, [sp, #36]	; 0x24
   13608:	cmp	r3, r7
   1360c:	bcc	1368c <strspn@plt+0x2764>
   13610:	ldr	r3, [sp, #44]	; 0x2c
   13614:	ldr	r0, [sp, #28]
   13618:	ldr	r2, [sp, #32]
   1361c:	ldr	r1, [sp, #40]	; 0x28
   13620:	add	r0, r3, r0
   13624:	bl	10d30 <memcmp@plt>
   13628:	cmp	r0, #0
   1362c:	bne	1368c <strspn@plt+0x2764>
   13630:	cmp	r6, #0
   13634:	beq	13694 <strspn@plt+0x276c>
   13638:	str	r6, [sp, #24]
   1363c:	ldr	r3, [sp, #24]
   13640:	ldr	r2, [sp, #44]	; 0x2c
   13644:	cmp	sl, #2
   13648:	movne	r3, #0
   1364c:	andeq	r3, r3, #1
   13650:	cmp	r3, #0
   13654:	ldr	r3, [sp, #160]	; 0xa0
   13658:	movne	sl, #4
   1365c:	str	r3, [sp, #16]
   13660:	ldr	r3, [sp, #156]	; 0x9c
   13664:	str	sl, [sp]
   13668:	str	r3, [sp, #12]
   1366c:	mov	r3, #0
   13670:	str	r3, [sp, #8]
   13674:	ldr	r3, [sp, #148]	; 0x94
   13678:	mov	r1, r9
   1367c:	bic	r3, r3, #2
   13680:	str	r3, [sp, #4]
   13684:	ldr	r3, [sp, #36]	; 0x24
   13688:	b	13438 <strspn@plt+0x2510>
   1368c:	mov	r3, #0
   13690:	str	r3, [sp, #64]	; 0x40
   13694:	ldr	r2, [sp, #28]
   13698:	ldr	r3, [sp, #44]	; 0x2c
   1369c:	add	r3, r3, r2
   136a0:	str	r3, [sp, #80]	; 0x50
   136a4:	ldr	r3, [sp, #44]	; 0x2c
   136a8:	ldrb	r7, [r3, r2]
   136ac:	cmp	r7, #58	; 0x3a
   136b0:	bhi	13818 <strspn@plt+0x28f0>
   136b4:	cmp	r7, #43	; 0x2b
   136b8:	bcs	1386c <strspn@plt+0x2944>
   136bc:	cmp	r7, #32
   136c0:	beq	138c4 <strspn@plt+0x299c>
   136c4:	bhi	13770 <strspn@plt+0x2848>
   136c8:	cmp	r7, #9
   136cc:	beq	13b78 <strspn@plt+0x2c50>
   136d0:	bhi	13734 <strspn@plt+0x280c>
   136d4:	cmp	r7, #7
   136d8:	beq	13c24 <strspn@plt+0x2cfc>
   136dc:	bhi	138e0 <strspn@plt+0x29b8>
   136e0:	cmp	r7, #0
   136e4:	beq	138fc <strspn@plt+0x29d4>
   136e8:	ldr	r3, [sp, #76]	; 0x4c
   136ec:	cmp	r3, #1
   136f0:	bne	13c68 <strspn@plt+0x2d40>
   136f4:	bl	10e2c <__ctype_b_loc@plt>
   136f8:	sxth	r3, r7
   136fc:	lsl	r3, r3, #1
   13700:	ldr	r2, [r0]
   13704:	ldrh	r5, [r2, r3]
   13708:	ldr	r3, [sp, #76]	; 0x4c
   1370c:	str	r3, [sp, #56]	; 0x38
   13710:	lsr	r5, r5, #14
   13714:	and	r5, r5, #1
   13718:	ldr	r3, [sp, #24]
   1371c:	eor	fp, r5, #1
   13720:	and	fp, fp, r3
   13724:	ands	fp, fp, #255	; 0xff
   13728:	beq	13ab0 <strspn@plt+0x2b88>
   1372c:	mov	r5, #0
   13730:	b	13d14 <strspn@plt+0x2dec>
   13734:	cmp	r7, #11
   13738:	beq	13b80 <strspn@plt+0x2c58>
   1373c:	bcc	13c1c <strspn@plt+0x2cf4>
   13740:	cmp	r7, #12
   13744:	beq	13c2c <strspn@plt+0x2d04>
   13748:	cmp	r7, #13
   1374c:	moveq	r3, #114	; 0x72
   13750:	bne	136e8 <strspn@plt+0x27c0>
   13754:	cmp	sl, #2
   13758:	movne	r2, #0
   1375c:	andeq	r2, r6, #1
   13760:	cmp	r2, #0
   13764:	beq	138e4 <strspn@plt+0x29bc>
   13768:	mov	sl, #2
   1376c:	b	1363c <strspn@plt+0x2714>
   13770:	cmp	r7, #37	; 0x25
   13774:	beq	1386c <strspn@plt+0x2944>
   13778:	bhi	1378c <strspn@plt+0x2864>
   1377c:	cmp	r7, #35	; 0x23
   13780:	beq	138b8 <strspn@plt+0x2990>
   13784:	mov	r5, #0
   13788:	b	138c8 <strspn@plt+0x29a0>
   1378c:	cmp	r7, #39	; 0x27
   13790:	bne	13784 <strspn@plt+0x285c>
   13794:	cmp	sl, #2
   13798:	ldrne	r5, [sp, #52]	; 0x34
   1379c:	movne	r3, r5
   137a0:	strne	r3, [sp, #68]	; 0x44
   137a4:	bne	13870 <strspn@plt+0x2948>
   137a8:	cmp	r6, #0
   137ac:	bne	1363c <strspn@plt+0x2714>
   137b0:	ldr	r2, [sp, #60]	; 0x3c
   137b4:	adds	r3, r9, #0
   137b8:	movne	r3, #1
   137bc:	cmp	r2, #0
   137c0:	movne	r3, #0
   137c4:	cmp	r3, #0
   137c8:	strne	r9, [sp, #60]	; 0x3c
   137cc:	movne	r9, #0
   137d0:	bne	137e0 <strspn@plt+0x28b8>
   137d4:	cmp	r9, r4
   137d8:	movhi	r3, #39	; 0x27
   137dc:	strbhi	r3, [r8, r4]
   137e0:	add	r3, r4, #1
   137e4:	cmp	r3, r9
   137e8:	movcc	r2, #92	; 0x5c
   137ec:	strbcc	r2, [r8, r3]
   137f0:	add	r3, r4, #2
   137f4:	cmp	r3, r9
   137f8:	ldr	r5, [sp, #52]	; 0x34
   137fc:	movcc	r2, #39	; 0x27
   13800:	strbcc	r2, [r8, r3]
   13804:	add	r4, r4, #3
   13808:	mov	fp, r6
   1380c:	str	r5, [sp, #68]	; 0x44
   13810:	str	r6, [sp, #48]	; 0x30
   13814:	b	13ab0 <strspn@plt+0x2b88>
   13818:	cmp	r7, #94	; 0x5e
   1381c:	beq	13784 <strspn@plt+0x285c>
   13820:	bhi	13878 <strspn@plt+0x2950>
   13824:	cmp	r7, #90	; 0x5a
   13828:	bhi	13860 <strspn@plt+0x2938>
   1382c:	cmp	r7, #65	; 0x41
   13830:	bcs	1386c <strspn@plt+0x2944>
   13834:	cmp	r7, #62	; 0x3e
   13838:	bls	13784 <strspn@plt+0x285c>
   1383c:	cmp	r7, #63	; 0x3f
   13840:	bne	136e8 <strspn@plt+0x27c0>
   13844:	cmp	sl, #2
   13848:	beq	139ec <strspn@plt+0x2ac4>
   1384c:	cmp	sl, #5
   13850:	beq	139fc <strspn@plt+0x2ad4>
   13854:	mov	fp, #0
   13858:	mov	r5, fp
   1385c:	b	13ab0 <strspn@plt+0x2b88>
   13860:	cmp	r7, #92	; 0x5c
   13864:	beq	13b88 <strspn@plt+0x2c60>
   13868:	bls	13784 <strspn@plt+0x285c>
   1386c:	ldr	r5, [sp, #52]	; 0x34
   13870:	mov	fp, #0
   13874:	b	13ab0 <strspn@plt+0x2b88>
   13878:	cmp	r7, #122	; 0x7a
   1387c:	bhi	1389c <strspn@plt+0x2974>
   13880:	cmp	r7, #97	; 0x61
   13884:	bcs	1386c <strspn@plt+0x2944>
   13888:	cmp	r7, #95	; 0x5f
   1388c:	beq	1386c <strspn@plt+0x2944>
   13890:	cmp	r7, #96	; 0x60
   13894:	bne	136e8 <strspn@plt+0x27c0>
   13898:	b	13784 <strspn@plt+0x285c>
   1389c:	cmp	r7, #124	; 0x7c
   138a0:	beq	13784 <strspn@plt+0x285c>
   138a4:	bcc	13c34 <strspn@plt+0x2d0c>
   138a8:	cmp	r7, #125	; 0x7d
   138ac:	beq	13c34 <strspn@plt+0x2d0c>
   138b0:	cmp	r7, #126	; 0x7e
   138b4:	bne	136e8 <strspn@plt+0x27c0>
   138b8:	ldr	r3, [sp, #28]
   138bc:	cmp	r3, #0
   138c0:	bne	139f4 <strspn@plt+0x2acc>
   138c4:	ldr	r5, [sp, #52]	; 0x34
   138c8:	cmp	sl, #2
   138cc:	movne	fp, #0
   138d0:	andeq	fp, r6, #1
   138d4:	cmp	fp, #0
   138d8:	beq	13ab0 <strspn@plt+0x2b88>
   138dc:	b	13768 <strspn@plt+0x2840>
   138e0:	mov	r3, #98	; 0x62
   138e4:	ldr	r2, [sp, #24]
   138e8:	cmp	r2, #0
   138ec:	beq	139f4 <strspn@plt+0x2acc>
   138f0:	mov	r7, r3
   138f4:	mov	r5, #0
   138f8:	b	13b08 <strspn@plt+0x2be0>
   138fc:	ldr	r3, [sp, #24]
   13900:	cmp	r3, #0
   13904:	beq	139d0 <strspn@plt+0x2aa8>
   13908:	cmp	r6, #0
   1390c:	bne	13638 <strspn@plt+0x2710>
   13910:	ldr	r3, [sp, #48]	; 0x30
   13914:	eor	r2, r3, #1
   13918:	cmp	sl, #2
   1391c:	movne	r2, #0
   13920:	andeq	r2, r2, #1
   13924:	cmp	r2, #0
   13928:	moveq	r3, r4
   1392c:	beq	13964 <strspn@plt+0x2a3c>
   13930:	cmp	r9, r4
   13934:	movhi	r3, #39	; 0x27
   13938:	strbhi	r3, [r8, r4]
   1393c:	add	r3, r4, #1
   13940:	cmp	r9, r3
   13944:	movhi	r1, #36	; 0x24
   13948:	strbhi	r1, [r8, r3]
   1394c:	add	r3, r4, #2
   13950:	cmp	r9, r3
   13954:	movhi	r1, #39	; 0x27
   13958:	strbhi	r1, [r8, r3]
   1395c:	add	r3, r4, #3
   13960:	str	r2, [sp, #48]	; 0x30
   13964:	cmp	r9, r3
   13968:	movhi	r2, #92	; 0x5c
   1396c:	strbhi	r2, [r8, r3]
   13970:	cmp	fp, #0
   13974:	add	r4, r3, #1
   13978:	beq	13f08 <strspn@plt+0x2fe0>
   1397c:	ldr	r2, [sp, #28]
   13980:	ldr	r1, [sp, #36]	; 0x24
   13984:	add	r2, r2, #1
   13988:	cmp	r1, r2
   1398c:	bls	139c8 <strspn@plt+0x2aa0>
   13990:	ldr	r1, [sp, #44]	; 0x2c
   13994:	mov	r7, #48	; 0x30
   13998:	ldrb	r2, [r1, r2]
   1399c:	sub	r2, r2, #48	; 0x30
   139a0:	cmp	r2, #9
   139a4:	movhi	r5, r6
   139a8:	bhi	13ab0 <strspn@plt+0x2b88>
   139ac:	cmp	r9, r4
   139b0:	add	r2, r3, #2
   139b4:	strbhi	r7, [r8, r4]
   139b8:	cmp	r9, r2
   139bc:	add	r4, r3, #3
   139c0:	movhi	r1, #48	; 0x30
   139c4:	strbhi	r1, [r8, r2]
   139c8:	mov	r5, r6
   139cc:	b	13f10 <strspn@plt+0x2fe8>
   139d0:	ldr	r3, [sp, #148]	; 0x94
   139d4:	tst	r3, #1
   139d8:	ldreq	r5, [sp, #24]
   139dc:	beq	13f1c <strspn@plt+0x2ff4>
   139e0:	ldr	r3, [sp, #28]
   139e4:	add	r3, r3, #1
   139e8:	b	13388 <strspn@plt+0x2460>
   139ec:	cmp	r6, #0
   139f0:	bne	1363c <strspn@plt+0x2714>
   139f4:	mov	r5, #0
   139f8:	b	13870 <strspn@plt+0x2948>
   139fc:	ldr	r3, [sp, #148]	; 0x94
   13a00:	tst	r3, #4
   13a04:	beq	139f4 <strspn@plt+0x2acc>
   13a08:	ldr	r3, [sp, #28]
   13a0c:	add	r2, r3, #2
   13a10:	ldr	r3, [sp, #36]	; 0x24
   13a14:	cmp	r3, r2
   13a18:	bls	139f4 <strspn@plt+0x2acc>
   13a1c:	ldr	r3, [sp, #44]	; 0x2c
   13a20:	ldr	r1, [sp, #28]
   13a24:	add	r3, r3, r1
   13a28:	ldrb	r0, [r3, #1]
   13a2c:	cmp	r0, #63	; 0x3f
   13a30:	bne	139f4 <strspn@plt+0x2acc>
   13a34:	ldr	r3, [sp, #44]	; 0x2c
   13a38:	ldrb	r1, [r3, r2]
   13a3c:	sub	r3, r1, #33	; 0x21
   13a40:	uxtb	r3, r3
   13a44:	cmp	r3, #29
   13a48:	bhi	13f18 <strspn@plt+0x2ff0>
   13a4c:	mov	ip, #1
   13a50:	ldr	r5, [pc, #1428]	; 13fec <strspn@plt+0x30c4>
   13a54:	ands	r5, r5, ip, lsl r3
   13a58:	beq	13870 <strspn@plt+0x2948>
   13a5c:	cmp	r6, #0
   13a60:	bne	1363c <strspn@plt+0x2714>
   13a64:	add	r3, r4, #1
   13a68:	cmp	r9, r4
   13a6c:	strbhi	r0, [r8, r4]
   13a70:	cmp	r9, r3
   13a74:	movhi	r0, #34	; 0x22
   13a78:	strbhi	r0, [r8, r3]
   13a7c:	add	r3, r4, #2
   13a80:	cmp	r9, r3
   13a84:	movhi	r0, #34	; 0x22
   13a88:	strbhi	r0, [r8, r3]
   13a8c:	add	r3, r4, #3
   13a90:	cmp	r9, r3
   13a94:	add	r4, r4, #4
   13a98:	mov	r5, r6
   13a9c:	mov	fp, r6
   13aa0:	mov	r7, r1
   13aa4:	movhi	r0, #63	; 0x3f
   13aa8:	strbhi	r0, [r8, r3]
   13aac:	str	r2, [sp, #28]
   13ab0:	ldr	r3, [sp, #24]
   13ab4:	eor	r3, r3, #1
   13ab8:	cmp	sl, #2
   13abc:	orreq	r3, r3, #1
   13ac0:	eor	r3, r3, #1
   13ac4:	orr	r3, r6, r3
   13ac8:	tst	r3, #255	; 0xff
   13acc:	beq	13afc <strspn@plt+0x2bd4>
   13ad0:	ldr	r3, [sp, #152]	; 0x98
   13ad4:	cmp	r3, #0
   13ad8:	beq	13afc <strspn@plt+0x2bd4>
   13adc:	lsr	r2, r7, #5
   13ae0:	ldr	r1, [sp, #152]	; 0x98
   13ae4:	uxtb	r2, r2
   13ae8:	and	r3, r7, #31
   13aec:	ldr	r2, [r1, r2, lsl #2]
   13af0:	lsr	r3, r2, r3
   13af4:	tst	r3, #1
   13af8:	bne	13b08 <strspn@plt+0x2be0>
   13afc:	ldr	r3, [sp, #64]	; 0x40
   13b00:	cmp	r3, #0
   13b04:	beq	13ba0 <strspn@plt+0x2c78>
   13b08:	cmp	r6, #0
   13b0c:	bne	1363c <strspn@plt+0x2714>
   13b10:	ldr	r3, [sp, #48]	; 0x30
   13b14:	eor	r3, r3, #1
   13b18:	cmp	sl, #2
   13b1c:	movne	r3, #0
   13b20:	andeq	r3, r3, #1
   13b24:	cmp	r3, #0
   13b28:	beq	13b60 <strspn@plt+0x2c38>
   13b2c:	cmp	r9, r4
   13b30:	movhi	r2, #39	; 0x27
   13b34:	strbhi	r2, [r8, r4]
   13b38:	add	r2, r4, #1
   13b3c:	cmp	r9, r2
   13b40:	movhi	r1, #36	; 0x24
   13b44:	strbhi	r1, [r8, r2]
   13b48:	add	r2, r4, #2
   13b4c:	cmp	r9, r2
   13b50:	add	r4, r4, #3
   13b54:	movhi	r1, #39	; 0x27
   13b58:	strbhi	r1, [r8, r2]
   13b5c:	str	r3, [sp, #48]	; 0x30
   13b60:	cmp	r9, r4
   13b64:	movhi	r3, #92	; 0x5c
   13b68:	strbhi	r3, [r8, r4]
   13b6c:	ldr	fp, [sp, #52]	; 0x34
   13b70:	add	r4, r4, #1
   13b74:	b	13ba0 <strspn@plt+0x2c78>
   13b78:	mov	r3, #116	; 0x74
   13b7c:	b	13754 <strspn@plt+0x282c>
   13b80:	mov	r3, #118	; 0x76
   13b84:	b	138e4 <strspn@plt+0x29bc>
   13b88:	cmp	sl, #2
   13b8c:	bne	13bfc <strspn@plt+0x2cd4>
   13b90:	cmp	r6, #0
   13b94:	bne	1363c <strspn@plt+0x2714>
   13b98:	mov	r5, r6
   13b9c:	mov	fp, r6
   13ba0:	ldr	r3, [sp, #48]	; 0x30
   13ba4:	eor	fp, fp, #1
   13ba8:	and	fp, fp, r3
   13bac:	tst	fp, #255	; 0xff
   13bb0:	beq	13bdc <strspn@plt+0x2cb4>
   13bb4:	cmp	r9, r4
   13bb8:	movhi	r3, #39	; 0x27
   13bbc:	strbhi	r3, [r8, r4]
   13bc0:	add	r3, r4, #1
   13bc4:	cmp	r9, r3
   13bc8:	movhi	r2, #39	; 0x27
   13bcc:	add	r4, r4, #2
   13bd0:	strbhi	r2, [r8, r3]
   13bd4:	mov	r3, #0
   13bd8:	str	r3, [sp, #48]	; 0x30
   13bdc:	cmp	r9, r4
   13be0:	strbhi	r7, [r8, r4]
   13be4:	ldr	r3, [sp, #72]	; 0x48
   13be8:	cmp	r5, #0
   13bec:	moveq	r3, #0
   13bf0:	add	r4, r4, #1
   13bf4:	str	r3, [sp, #72]	; 0x48
   13bf8:	b	139e0 <strspn@plt+0x2ab8>
   13bfc:	ldr	r3, [sp, #24]
   13c00:	and	r3, r3, r6
   13c04:	tst	r5, r3
   13c08:	moveq	r3, r7
   13c0c:	beq	13754 <strspn@plt+0x282c>
   13c10:	mov	fp, #0
   13c14:	mov	r5, fp
   13c18:	b	13ba0 <strspn@plt+0x2c78>
   13c1c:	mov	r3, #110	; 0x6e
   13c20:	b	13754 <strspn@plt+0x282c>
   13c24:	mov	r3, #97	; 0x61
   13c28:	b	138e4 <strspn@plt+0x29bc>
   13c2c:	mov	r3, #102	; 0x66
   13c30:	b	138e4 <strspn@plt+0x29bc>
   13c34:	ldr	r3, [sp, #36]	; 0x24
   13c38:	cmn	r3, #1
   13c3c:	bne	13c5c <strspn@plt+0x2d34>
   13c40:	ldr	r3, [sp, #44]	; 0x2c
   13c44:	ldrb	r3, [r3, #1]
   13c48:	adds	r3, r3, #0
   13c4c:	movne	r3, #1
   13c50:	cmp	r3, #0
   13c54:	bne	139f4 <strspn@plt+0x2acc>
   13c58:	b	138b8 <strspn@plt+0x2990>
   13c5c:	ldr	r3, [sp, #36]	; 0x24
   13c60:	subs	r3, r3, #1
   13c64:	b	13c4c <strspn@plt+0x2d24>
   13c68:	mov	r3, #0
   13c6c:	str	r3, [sp, #96]	; 0x60
   13c70:	str	r3, [sp, #100]	; 0x64
   13c74:	ldr	r3, [sp, #36]	; 0x24
   13c78:	cmn	r3, #1
   13c7c:	bne	13c8c <strspn@plt+0x2d64>
   13c80:	ldr	r0, [sp, #44]	; 0x2c
   13c84:	bl	10e50 <strlen@plt>
   13c88:	str	r0, [sp, #36]	; 0x24
   13c8c:	ldr	r5, [sp, #52]	; 0x34
   13c90:	mov	r3, #0
   13c94:	str	r3, [sp, #56]	; 0x38
   13c98:	ldr	r3, [sp, #28]
   13c9c:	ldr	r2, [sp, #56]	; 0x38
   13ca0:	ldr	r1, [sp, #36]	; 0x24
   13ca4:	add	r2, r3, r2
   13ca8:	ldr	r3, [sp, #44]	; 0x2c
   13cac:	add	r0, sp, #92	; 0x5c
   13cb0:	add	fp, r3, r2
   13cb4:	sub	r2, r1, r2
   13cb8:	add	r3, sp, #96	; 0x60
   13cbc:	mov	r1, fp
   13cc0:	bl	15578 <strspn@plt+0x4650>
   13cc4:	subs	r2, r0, #0
   13cc8:	beq	13d08 <strspn@plt+0x2de0>
   13ccc:	cmn	r2, #1
   13cd0:	beq	13ee0 <strspn@plt+0x2fb8>
   13cd4:	cmn	r2, #2
   13cd8:	bne	13e50 <strspn@plt+0x2f28>
   13cdc:	ldr	r2, [sp, #56]	; 0x38
   13ce0:	ldr	r3, [sp, #28]
   13ce4:	add	r3, r3, r2
   13ce8:	ldr	r2, [sp, #36]	; 0x24
   13cec:	cmp	r2, r3
   13cf0:	bls	13ee0 <strspn@plt+0x2fb8>
   13cf4:	ldr	r3, [sp, #80]	; 0x50
   13cf8:	ldr	r2, [sp, #56]	; 0x38
   13cfc:	ldrb	r5, [r3, r2]
   13d00:	cmp	r5, #0
   13d04:	bne	13e40 <strspn@plt+0x2f18>
   13d08:	ldr	r3, [sp, #56]	; 0x38
   13d0c:	cmp	r3, #1
   13d10:	bls	13718 <strspn@plt+0x27f0>
   13d14:	ldr	r2, [sp, #56]	; 0x38
   13d18:	ldr	r3, [sp, #28]
   13d1c:	mov	fp, #0
   13d20:	add	r3, r3, r2
   13d24:	ldr	r2, [sp, #24]
   13d28:	str	r3, [sp, #52]	; 0x34
   13d2c:	eor	r3, r5, #1
   13d30:	and	r3, r3, r2
   13d34:	mov	ip, #92	; 0x5c
   13d38:	uxtb	r3, r3
   13d3c:	mov	r2, #39	; 0x27
   13d40:	cmp	r3, #0
   13d44:	beq	13ee8 <strspn@plt+0x2fc0>
   13d48:	cmp	r6, #0
   13d4c:	bne	13638 <strspn@plt+0x2710>
   13d50:	ldr	r1, [sp, #48]	; 0x30
   13d54:	eor	r1, r1, #1
   13d58:	cmp	sl, #2
   13d5c:	movne	r1, #0
   13d60:	andeq	r1, r1, #1
   13d64:	cmp	r1, #0
   13d68:	beq	13d98 <strspn@plt+0x2e70>
   13d6c:	add	r0, r4, #1
   13d70:	cmp	r9, r4
   13d74:	strbhi	r2, [r8, r4]
   13d78:	cmp	r9, r0
   13d7c:	movhi	lr, #36	; 0x24
   13d80:	strbhi	lr, [r8, r0]
   13d84:	add	r0, r4, #2
   13d88:	add	r4, r4, #3
   13d8c:	cmp	r9, r0
   13d90:	strbhi	r2, [r8, r0]
   13d94:	str	r1, [sp, #48]	; 0x30
   13d98:	add	r0, r4, #1
   13d9c:	cmp	r9, r4
   13da0:	strbhi	ip, [r8, r4]
   13da4:	cmp	r9, r0
   13da8:	lsrhi	r1, r7, #6
   13dac:	addhi	r1, r1, #48	; 0x30
   13db0:	strbhi	r1, [r8, r0]
   13db4:	add	r0, r4, #2
   13db8:	cmp	r9, r0
   13dbc:	lsrhi	r1, r7, #3
   13dc0:	and	r7, r7, #7
   13dc4:	andhi	r1, r1, #7
   13dc8:	add	r4, r4, #3
   13dcc:	add	r7, r7, #48	; 0x30
   13dd0:	mov	fp, r3
   13dd4:	addhi	r1, r1, #48	; 0x30
   13dd8:	strbhi	r1, [r8, r0]
   13ddc:	ldr	r1, [sp, #28]
   13de0:	ldr	r0, [sp, #52]	; 0x34
   13de4:	add	r1, r1, #1
   13de8:	cmp	r0, r1
   13dec:	bls	13ba0 <strspn@plt+0x2c78>
   13df0:	ldr	lr, [sp, #48]	; 0x30
   13df4:	eor	r0, fp, #1
   13df8:	and	r0, r0, lr
   13dfc:	tst	r0, #255	; 0xff
   13e00:	beq	13e24 <strspn@plt+0x2efc>
   13e04:	add	r0, r4, #1
   13e08:	cmp	r9, r4
   13e0c:	strbhi	r2, [r8, r4]
   13e10:	cmp	r9, r0
   13e14:	add	r4, r4, #2
   13e18:	strbhi	r2, [r8, r0]
   13e1c:	mov	r0, #0
   13e20:	str	r0, [sp, #48]	; 0x30
   13e24:	ldr	r0, [sp, #44]	; 0x2c
   13e28:	cmp	r9, r4
   13e2c:	strbhi	r7, [r8, r4]
   13e30:	str	r1, [sp, #28]
   13e34:	add	r4, r4, #1
   13e38:	ldrb	r7, [r0, r1]
   13e3c:	b	13d40 <strspn@plt+0x2e18>
   13e40:	ldr	r3, [sp, #56]	; 0x38
   13e44:	add	r3, r3, #1
   13e48:	str	r3, [sp, #56]	; 0x38
   13e4c:	b	13cdc <strspn@plt+0x2db4>
   13e50:	cmp	sl, #2
   13e54:	movne	r3, #0
   13e58:	andeq	r3, r6, #1
   13e5c:	cmp	r3, #0
   13e60:	movne	r1, #1
   13e64:	bne	13ec0 <strspn@plt+0x2f98>
   13e68:	ldr	r0, [sp, #92]	; 0x5c
   13e6c:	str	r2, [sp, #84]	; 0x54
   13e70:	bl	10d78 <iswprint@plt>
   13e74:	ldr	r3, [sp, #56]	; 0x38
   13e78:	ldr	r2, [sp, #84]	; 0x54
   13e7c:	add	r3, r3, r2
   13e80:	str	r3, [sp, #56]	; 0x38
   13e84:	cmp	r0, #0
   13e88:	add	r0, sp, #96	; 0x60
   13e8c:	moveq	r5, #0
   13e90:	bl	10d24 <mbsinit@plt>
   13e94:	cmp	r0, #0
   13e98:	beq	13c98 <strspn@plt+0x2d70>
   13e9c:	b	13d08 <strspn@plt+0x2de0>
   13ea0:	ldrb	r3, [fp, r1]
   13ea4:	cmp	r3, #94	; 0x5e
   13ea8:	beq	13768 <strspn@plt+0x2840>
   13eac:	bhi	13ecc <strspn@plt+0x2fa4>
   13eb0:	sub	r3, r3, #91	; 0x5b
   13eb4:	cmp	r3, #1
   13eb8:	bls	13768 <strspn@plt+0x2840>
   13ebc:	add	r1, r1, #1
   13ec0:	cmp	r1, r2
   13ec4:	bne	13ea0 <strspn@plt+0x2f78>
   13ec8:	b	13e68 <strspn@plt+0x2f40>
   13ecc:	cmp	r3, #96	; 0x60
   13ed0:	beq	13768 <strspn@plt+0x2840>
   13ed4:	cmp	r3, #124	; 0x7c
   13ed8:	bne	13ebc <strspn@plt+0x2f94>
   13edc:	b	13768 <strspn@plt+0x2840>
   13ee0:	mov	r5, #0
   13ee4:	b	13d08 <strspn@plt+0x2de0>
   13ee8:	ldr	r1, [sp, #64]	; 0x40
   13eec:	cmp	r1, #0
   13ef0:	beq	13ddc <strspn@plt+0x2eb4>
   13ef4:	cmp	r9, r4
   13ef8:	strbhi	ip, [r8, r4]
   13efc:	str	r3, [sp, #64]	; 0x40
   13f00:	add	r4, r4, #1
   13f04:	b	13ddc <strspn@plt+0x2eb4>
   13f08:	mov	r5, fp
   13f0c:	ldr	fp, [sp, #24]
   13f10:	mov	r7, #48	; 0x30
   13f14:	b	13ab0 <strspn@plt+0x2b88>
   13f18:	mov	r5, #0
   13f1c:	mov	fp, r5
   13f20:	b	13ab0 <strspn@plt+0x2b88>
   13f24:	ldr	r3, [sp, #36]	; 0x24
   13f28:	ldr	r2, [sp, #28]
   13f2c:	subs	r3, r3, r2
   13f30:	movne	r3, #1
   13f34:	b	133ac <strspn@plt+0x2484>
   13f38:	ldr	r3, [sp, #60]	; 0x3c
   13f3c:	clz	r7, r9
   13f40:	cmp	r3, #0
   13f44:	lsr	r7, r7, #5
   13f48:	moveq	r7, #0
   13f4c:	cmp	r7, #0
   13f50:	mov	r5, r3
   13f54:	bne	1330c <strspn@plt+0x23e4>
   13f58:	ldr	r3, [sp, #68]	; 0x44
   13f5c:	ldr	r2, [sp, #40]	; 0x28
   13f60:	cmp	r2, #0
   13f64:	moveq	r3, #0
   13f68:	andne	r3, r3, #1
   13f6c:	cmp	r3, #0
   13f70:	movne	r3, r2
   13f74:	subne	r2, r3, #1
   13f78:	bne	13fa8 <strspn@plt+0x3080>
   13f7c:	cmp	r9, r4
   13f80:	movhi	r3, #0
   13f84:	strbhi	r3, [r8, r4]
   13f88:	mov	r0, r4
   13f8c:	add	sp, sp, #108	; 0x6c
   13f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f94:	mov	r3, r2
   13f98:	b	13f5c <strspn@plt+0x3034>
   13f9c:	cmp	r9, r4
   13fa0:	strbhi	r3, [r8, r4]
   13fa4:	add	r4, r4, #1
   13fa8:	ldrb	r3, [r2, #1]!
   13fac:	cmp	r3, #0
   13fb0:	bne	13f9c <strspn@plt+0x3074>
   13fb4:	b	13f7c <strspn@plt+0x3054>
   13fb8:	ldr	r3, [pc, #32]	; 13fe0 <strspn@plt+0x30b8>
   13fbc:	mov	r6, #1
   13fc0:	str	r6, [sp, #24]
   13fc4:	str	r6, [sp, #32]
   13fc8:	str	r3, [sp, #40]	; 0x28
   13fcc:	mov	r4, #0
   13fd0:	mov	sl, #5
   13fd4:	b	1337c <strspn@plt+0x2454>
   13fd8:	mov	r6, #1
   13fdc:	b	13570 <strspn@plt+0x2648>
   13fe0:	andeq	r6, r1, r3, asr #10
   13fe4:	andeq	r6, r1, r7, asr #10
   13fe8:	andeq	r6, r1, r5, asr #10
   13fec:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   13ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ff4:	sub	sp, sp, #52	; 0x34
   13ff8:	mov	r6, r0
   13ffc:	mov	r5, r3
   14000:	mov	r8, r1
   14004:	mov	r9, r2
   14008:	bl	10e5c <__errno_location@plt>
   1400c:	ldr	r7, [pc, #380]	; 14190 <strspn@plt+0x3268>
   14010:	cmn	r6, #-2147483647	; 0x80000001
   14014:	ldr	r4, [r7]
   14018:	ldr	r3, [r0]
   1401c:	str	r0, [sp, #24]
   14020:	str	r3, [sp, #32]
   14024:	movne	r3, #0
   14028:	moveq	r3, #1
   1402c:	orrs	r3, r3, r6, lsr #31
   14030:	beq	14038 <strspn@plt+0x3110>
   14034:	bl	10f10 <abort@plt>
   14038:	ldr	r2, [r7, #4]
   1403c:	cmp	r6, r2
   14040:	blt	140b0 <strspn@plt+0x3188>
   14044:	add	r1, sp, #48	; 0x30
   14048:	add	sl, r7, #8
   1404c:	str	r2, [r1, #-4]!
   14050:	cmp	r4, sl
   14054:	mov	r3, #8
   14058:	sub	r2, r6, r2
   1405c:	movne	r0, r4
   14060:	str	r3, [sp]
   14064:	add	r2, r2, #1
   14068:	mvn	r3, #-2147483648	; 0x80000000
   1406c:	moveq	r0, #0
   14070:	bl	14ed4 <strspn@plt+0x3fac>
   14074:	cmp	r4, sl
   14078:	ldr	r2, [sp, #44]	; 0x2c
   1407c:	mov	fp, r0
   14080:	str	r0, [r7]
   14084:	ldmeq	r4, {r0, r1}
   14088:	mov	r4, fp
   1408c:	stmeq	fp, {r0, r1}
   14090:	ldr	r0, [r7, #4]
   14094:	mov	r1, #0
   14098:	sub	r2, r2, r0
   1409c:	add	r0, fp, r0, lsl #3
   140a0:	lsl	r2, r2, #3
   140a4:	bl	10e74 <memset@plt>
   140a8:	ldr	r3, [sp, #44]	; 0x2c
   140ac:	str	r3, [r7, #4]
   140b0:	ldr	r3, [r5, #4]
   140b4:	add	sl, r4, r6, lsl #3
   140b8:	orr	r3, r3, #1
   140bc:	str	r3, [sp, #28]
   140c0:	add	r3, r5, #8
   140c4:	str	r3, [sp, #36]	; 0x24
   140c8:	ldr	r3, [r5, #44]	; 0x2c
   140cc:	ldr	fp, [r4, r6, lsl #3]
   140d0:	ldr	r7, [sl, #4]
   140d4:	str	r3, [sp, #16]
   140d8:	ldr	r3, [r5, #40]	; 0x28
   140dc:	mov	r2, r8
   140e0:	str	r3, [sp, #12]
   140e4:	add	r3, r5, #8
   140e8:	str	r3, [sp, #8]
   140ec:	ldr	r3, [sp, #28]
   140f0:	mov	r1, fp
   140f4:	str	r3, [sp, #4]
   140f8:	ldr	r3, [r5]
   140fc:	mov	r0, r7
   14100:	str	r3, [sp]
   14104:	mov	r3, r9
   14108:	bl	132bc <strspn@plt+0x2394>
   1410c:	cmp	fp, r0
   14110:	bhi	14178 <strspn@plt+0x3250>
   14114:	ldr	r3, [pc, #120]	; 14194 <strspn@plt+0x326c>
   14118:	add	fp, r0, #1
   1411c:	cmp	r7, r3
   14120:	str	fp, [r4, r6, lsl #3]
   14124:	beq	14130 <strspn@plt+0x3208>
   14128:	mov	r0, r7
   1412c:	bl	12250 <strspn@plt+0x1328>
   14130:	mov	r0, fp
   14134:	bl	14d8c <strspn@plt+0x3e64>
   14138:	ldr	r3, [r5, #44]	; 0x2c
   1413c:	mov	r2, r8
   14140:	mov	r1, fp
   14144:	str	r0, [sl, #4]
   14148:	str	r3, [sp, #16]
   1414c:	ldr	r3, [r5, #40]	; 0x28
   14150:	mov	r7, r0
   14154:	str	r3, [sp, #12]
   14158:	add	r3, r5, #8
   1415c:	str	r3, [sp, #8]
   14160:	ldr	r3, [sp, #28]
   14164:	str	r3, [sp, #4]
   14168:	ldr	r3, [r5]
   1416c:	str	r3, [sp]
   14170:	mov	r3, r9
   14174:	bl	132bc <strspn@plt+0x2394>
   14178:	ldr	r3, [sp, #24]
   1417c:	ldr	r2, [sp, #32]
   14180:	mov	r0, r7
   14184:	str	r2, [r3]
   14188:	add	sp, sp, #52	; 0x34
   1418c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14190:	strdeq	r7, [r2], -ip
   14194:	andeq	r7, r2, r8, ror r1
   14198:	push	{r4, r5, r6, lr}
   1419c:	mov	r5, r0
   141a0:	bl	10e5c <__errno_location@plt>
   141a4:	cmp	r5, #0
   141a8:	mov	r1, #48	; 0x30
   141ac:	ldr	r6, [r0]
   141b0:	mov	r4, r0
   141b4:	ldr	r0, [pc, #12]	; 141c8 <strspn@plt+0x32a0>
   141b8:	movne	r0, r5
   141bc:	bl	15168 <strspn@plt+0x4240>
   141c0:	str	r6, [r4]
   141c4:	pop	{r4, r5, r6, pc}
   141c8:	andeq	r7, r2, r8, ror r2
   141cc:	ldr	r3, [pc, #12]	; 141e0 <strspn@plt+0x32b8>
   141d0:	cmp	r0, #0
   141d4:	moveq	r0, r3
   141d8:	ldr	r0, [r0]
   141dc:	bx	lr
   141e0:	andeq	r7, r2, r8, ror r2
   141e4:	ldr	r3, [pc, #12]	; 141f8 <strspn@plt+0x32d0>
   141e8:	cmp	r0, #0
   141ec:	moveq	r0, r3
   141f0:	str	r1, [r0]
   141f4:	bx	lr
   141f8:	andeq	r7, r2, r8, ror r2
   141fc:	ldr	r3, [pc, #52]	; 14238 <strspn@plt+0x3310>
   14200:	cmp	r0, #0
   14204:	moveq	r0, r3
   14208:	add	r3, r0, #8
   1420c:	push	{lr}		; (str lr, [sp, #-4]!)
   14210:	lsr	lr, r1, #5
   14214:	and	r1, r1, #31
   14218:	ldr	ip, [r3, lr, lsl #2]
   1421c:	lsr	r0, ip, r1
   14220:	eor	r2, r2, r0
   14224:	and	r2, r2, #1
   14228:	and	r0, r0, #1
   1422c:	eor	r1, ip, r2, lsl r1
   14230:	str	r1, [r3, lr, lsl #2]
   14234:	pop	{pc}		; (ldr pc, [sp], #4)
   14238:	andeq	r7, r2, r8, ror r2
   1423c:	ldr	r3, [pc, #16]	; 14254 <strspn@plt+0x332c>
   14240:	cmp	r0, #0
   14244:	movne	r3, r0
   14248:	ldr	r0, [r3, #4]
   1424c:	str	r1, [r3, #4]
   14250:	bx	lr
   14254:	andeq	r7, r2, r8, ror r2
   14258:	ldr	r3, [pc, #44]	; 1428c <strspn@plt+0x3364>
   1425c:	cmp	r0, #0
   14260:	moveq	r0, r3
   14264:	mov	r3, #10
   14268:	cmp	r2, #0
   1426c:	cmpne	r1, #0
   14270:	str	r3, [r0]
   14274:	bne	14280 <strspn@plt+0x3358>
   14278:	push	{r4, lr}
   1427c:	bl	10f10 <abort@plt>
   14280:	str	r1, [r0, #40]	; 0x28
   14284:	str	r2, [r0, #44]	; 0x2c
   14288:	bx	lr
   1428c:	andeq	r7, r2, r8, ror r2
   14290:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14294:	sub	sp, sp, #24
   14298:	mov	sl, r3
   1429c:	ldr	r4, [sp, #56]	; 0x38
   142a0:	ldr	r3, [pc, #100]	; 1430c <strspn@plt+0x33e4>
   142a4:	cmp	r4, #0
   142a8:	moveq	r4, r3
   142ac:	mov	r7, r0
   142b0:	mov	r8, r1
   142b4:	mov	r9, r2
   142b8:	bl	10e5c <__errno_location@plt>
   142bc:	ldr	r3, [r4, #44]	; 0x2c
   142c0:	mov	r2, r9
   142c4:	mov	r1, r8
   142c8:	ldr	r6, [r0]
   142cc:	str	r3, [sp, #16]
   142d0:	ldr	r3, [r4, #40]	; 0x28
   142d4:	mov	r5, r0
   142d8:	str	r3, [sp, #12]
   142dc:	add	r3, r4, #8
   142e0:	str	r3, [sp, #8]
   142e4:	ldr	r3, [r4, #4]
   142e8:	mov	r0, r7
   142ec:	str	r3, [sp, #4]
   142f0:	ldr	r3, [r4]
   142f4:	str	r3, [sp]
   142f8:	mov	r3, sl
   142fc:	bl	132bc <strspn@plt+0x2394>
   14300:	str	r6, [r5]
   14304:	add	sp, sp, #24
   14308:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1430c:	andeq	r7, r2, r8, ror r2
   14310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14314:	cmp	r3, #0
   14318:	sub	sp, sp, #44	; 0x2c
   1431c:	ldr	r4, [pc, #188]	; 143e0 <strspn@plt+0x34b8>
   14320:	mov	r6, r2
   14324:	movne	r4, r3
   14328:	mov	sl, r1
   1432c:	mov	r9, r0
   14330:	bl	10e5c <__errno_location@plt>
   14334:	ldr	r5, [r4, #4]
   14338:	add	fp, r4, #8
   1433c:	cmp	r6, #0
   14340:	orreq	r5, r5, #1
   14344:	mov	r1, #0
   14348:	mov	r2, r9
   1434c:	ldr	r3, [r0]
   14350:	mov	r8, r0
   14354:	str	r3, [sp, #28]
   14358:	ldr	r3, [r4, #44]	; 0x2c
   1435c:	mov	r0, r1
   14360:	str	r3, [sp, #16]
   14364:	ldr	r3, [r4, #40]	; 0x28
   14368:	stmib	sp, {r5, fp}
   1436c:	str	r3, [sp, #12]
   14370:	ldr	r3, [r4]
   14374:	str	r3, [sp]
   14378:	mov	r3, sl
   1437c:	bl	132bc <strspn@plt+0x2394>
   14380:	add	r1, r0, #1
   14384:	mov	r7, r0
   14388:	mov	r0, r1
   1438c:	str	r1, [sp, #36]	; 0x24
   14390:	bl	14d8c <strspn@plt+0x3e64>
   14394:	ldr	r3, [r4, #44]	; 0x2c
   14398:	mov	r2, r9
   1439c:	str	r3, [sp, #16]
   143a0:	ldr	r3, [r4, #40]	; 0x28
   143a4:	stmib	sp, {r5, fp}
   143a8:	str	r3, [sp, #12]
   143ac:	ldr	r3, [r4]
   143b0:	ldr	r1, [sp, #36]	; 0x24
   143b4:	str	r3, [sp]
   143b8:	mov	r3, sl
   143bc:	str	r0, [sp, #32]
   143c0:	bl	132bc <strspn@plt+0x2394>
   143c4:	ldr	r3, [sp, #28]
   143c8:	cmp	r6, #0
   143cc:	str	r3, [r8]
   143d0:	ldr	r0, [sp, #32]
   143d4:	strne	r7, [r6]
   143d8:	add	sp, sp, #44	; 0x2c
   143dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143e0:	andeq	r7, r2, r8, ror r2
   143e4:	mov	r3, r2
   143e8:	mov	r2, #0
   143ec:	b	14310 <strspn@plt+0x33e8>
   143f0:	push	{r4, r5, r6, r7, r8, lr}
   143f4:	mov	r6, #1
   143f8:	ldr	r4, [pc, #104]	; 14468 <strspn@plt+0x3540>
   143fc:	ldr	r5, [r4]
   14400:	add	r7, r5, #12
   14404:	ldr	r3, [r4, #4]
   14408:	add	r7, r7, #8
   1440c:	cmp	r6, r3
   14410:	blt	14458 <strspn@plt+0x3530>
   14414:	ldr	r0, [r5, #4]
   14418:	ldr	r6, [pc, #76]	; 1446c <strspn@plt+0x3544>
   1441c:	cmp	r0, r6
   14420:	beq	14434 <strspn@plt+0x350c>
   14424:	bl	12250 <strspn@plt+0x1328>
   14428:	mov	r3, #256	; 0x100
   1442c:	str	r3, [r4, #8]
   14430:	str	r6, [r4, #12]
   14434:	ldr	r6, [pc, #52]	; 14470 <strspn@plt+0x3548>
   14438:	cmp	r5, r6
   1443c:	beq	1444c <strspn@plt+0x3524>
   14440:	mov	r0, r5
   14444:	bl	12250 <strspn@plt+0x1328>
   14448:	str	r6, [r4]
   1444c:	mov	r3, #1
   14450:	str	r3, [r4, #4]
   14454:	pop	{r4, r5, r6, r7, r8, pc}
   14458:	ldr	r0, [r7, #-8]
   1445c:	bl	12250 <strspn@plt+0x1328>
   14460:	add	r6, r6, #1
   14464:	b	14404 <strspn@plt+0x34dc>
   14468:	strdeq	r7, [r2], -ip
   1446c:	andeq	r7, r2, r8, ror r1
   14470:	andeq	r7, r2, r4, lsl #2
   14474:	ldr	r3, [pc, #4]	; 14480 <strspn@plt+0x3558>
   14478:	mvn	r2, #0
   1447c:	b	13ff0 <strspn@plt+0x30c8>
   14480:	andeq	r7, r2, r8, ror r2
   14484:	ldr	r3, [pc]	; 1448c <strspn@plt+0x3564>
   14488:	b	13ff0 <strspn@plt+0x30c8>
   1448c:	andeq	r7, r2, r8, ror r2
   14490:	mov	r1, r0
   14494:	mov	r0, #0
   14498:	b	14474 <strspn@plt+0x354c>
   1449c:	mov	r2, r1
   144a0:	mov	r1, r0
   144a4:	mov	r0, #0
   144a8:	b	14484 <strspn@plt+0x355c>
   144ac:	push	{r4, r5, lr}
   144b0:	sub	sp, sp, #52	; 0x34
   144b4:	mov	r5, r2
   144b8:	mov	r4, r0
   144bc:	mov	r0, sp
   144c0:	bl	13178 <strspn@plt+0x2250>
   144c4:	mov	r3, sp
   144c8:	mvn	r2, #0
   144cc:	mov	r1, r5
   144d0:	mov	r0, r4
   144d4:	bl	13ff0 <strspn@plt+0x30c8>
   144d8:	add	sp, sp, #52	; 0x34
   144dc:	pop	{r4, r5, pc}
   144e0:	push	{r4, r5, r6, lr}
   144e4:	sub	sp, sp, #48	; 0x30
   144e8:	mov	r5, r2
   144ec:	mov	r6, r3
   144f0:	mov	r4, r0
   144f4:	mov	r0, sp
   144f8:	bl	13178 <strspn@plt+0x2250>
   144fc:	mov	r3, sp
   14500:	mov	r2, r6
   14504:	mov	r1, r5
   14508:	mov	r0, r4
   1450c:	bl	13ff0 <strspn@plt+0x30c8>
   14510:	add	sp, sp, #48	; 0x30
   14514:	pop	{r4, r5, r6, pc}
   14518:	mov	r2, r1
   1451c:	mov	r1, r0
   14520:	mov	r0, #0
   14524:	b	144ac <strspn@plt+0x3584>
   14528:	mov	r3, r2
   1452c:	mov	r2, r1
   14530:	mov	r1, r0
   14534:	mov	r0, #0
   14538:	b	144e0 <strspn@plt+0x35b8>
   1453c:	push	{r4, r5, r6, lr}
   14540:	mov	r4, r0
   14544:	ldr	lr, [pc, #80]	; 1459c <strspn@plt+0x3674>
   14548:	mov	r5, r1
   1454c:	mov	r6, r2
   14550:	ldm	lr!, {r0, r1, r2, r3}
   14554:	sub	sp, sp, #48	; 0x30
   14558:	mov	ip, sp
   1455c:	stmia	ip!, {r0, r1, r2, r3}
   14560:	ldm	lr!, {r0, r1, r2, r3}
   14564:	stmia	ip!, {r0, r1, r2, r3}
   14568:	ldm	lr, {r0, r1, r2, r3}
   1456c:	stm	ip, {r0, r1, r2, r3}
   14570:	mov	r1, r6
   14574:	mov	r2, #1
   14578:	mov	r0, sp
   1457c:	bl	141fc <strspn@plt+0x32d4>
   14580:	mov	r3, sp
   14584:	mov	r2, r5
   14588:	mov	r1, r4
   1458c:	mov	r0, #0
   14590:	bl	13ff0 <strspn@plt+0x30c8>
   14594:	add	sp, sp, #48	; 0x30
   14598:	pop	{r4, r5, r6, pc}
   1459c:	andeq	r7, r2, r8, ror r2
   145a0:	mov	r2, r1
   145a4:	mvn	r1, #0
   145a8:	b	1453c <strspn@plt+0x3614>
   145ac:	mov	r1, #58	; 0x3a
   145b0:	b	145a0 <strspn@plt+0x3678>
   145b4:	mov	r2, #58	; 0x3a
   145b8:	b	1453c <strspn@plt+0x3614>
   145bc:	push	{r4, r5, lr}
   145c0:	sub	sp, sp, #100	; 0x64
   145c4:	mov	r4, r0
   145c8:	mov	r0, sp
   145cc:	mov	r5, r2
   145d0:	bl	13178 <strspn@plt+0x2250>
   145d4:	mov	ip, sp
   145d8:	add	lr, sp, #48	; 0x30
   145dc:	ldm	ip!, {r0, r1, r2, r3}
   145e0:	stmia	lr!, {r0, r1, r2, r3}
   145e4:	ldm	ip!, {r0, r1, r2, r3}
   145e8:	stmia	lr!, {r0, r1, r2, r3}
   145ec:	ldm	ip, {r0, r1, r2, r3}
   145f0:	stm	lr, {r0, r1, r2, r3}
   145f4:	mov	r2, #1
   145f8:	mov	r1, #58	; 0x3a
   145fc:	add	r0, sp, #48	; 0x30
   14600:	bl	141fc <strspn@plt+0x32d4>
   14604:	add	r3, sp, #48	; 0x30
   14608:	mvn	r2, #0
   1460c:	mov	r1, r5
   14610:	mov	r0, r4
   14614:	bl	13ff0 <strspn@plt+0x30c8>
   14618:	add	sp, sp, #100	; 0x64
   1461c:	pop	{r4, r5, pc}
   14620:	push	{r4, r5, r6, r7, lr}
   14624:	mov	r4, r0
   14628:	ldr	lr, [pc, #84]	; 14684 <strspn@plt+0x375c>
   1462c:	mov	r6, r1
   14630:	mov	r7, r2
   14634:	mov	r5, r3
   14638:	ldm	lr!, {r0, r1, r2, r3}
   1463c:	sub	sp, sp, #52	; 0x34
   14640:	mov	ip, sp
   14644:	stmia	ip!, {r0, r1, r2, r3}
   14648:	ldm	lr!, {r0, r1, r2, r3}
   1464c:	stmia	ip!, {r0, r1, r2, r3}
   14650:	ldm	lr, {r0, r1, r2, r3}
   14654:	stm	ip, {r0, r1, r2, r3}
   14658:	mov	r2, r7
   1465c:	mov	r1, r6
   14660:	mov	r0, sp
   14664:	bl	14258 <strspn@plt+0x3330>
   14668:	mov	r3, sp
   1466c:	ldr	r2, [sp, #72]	; 0x48
   14670:	mov	r1, r5
   14674:	mov	r0, r4
   14678:	bl	13ff0 <strspn@plt+0x30c8>
   1467c:	add	sp, sp, #52	; 0x34
   14680:	pop	{r4, r5, r6, r7, pc}
   14684:	andeq	r7, r2, r8, ror r2
   14688:	mvn	ip, #0
   1468c:	push	{r0, r1, r2, lr}
   14690:	str	ip, [sp]
   14694:	bl	14620 <strspn@plt+0x36f8>
   14698:	add	sp, sp, #12
   1469c:	pop	{pc}		; (ldr pc, [sp], #4)
   146a0:	mov	r3, r2
   146a4:	mov	r2, r1
   146a8:	mov	r1, r0
   146ac:	mov	r0, #0
   146b0:	b	14688 <strspn@plt+0x3760>
   146b4:	push	{r0, r1, r2, lr}
   146b8:	str	r3, [sp]
   146bc:	mov	r3, r2
   146c0:	mov	r2, r1
   146c4:	mov	r1, r0
   146c8:	mov	r0, #0
   146cc:	bl	14620 <strspn@plt+0x36f8>
   146d0:	add	sp, sp, #12
   146d4:	pop	{pc}		; (ldr pc, [sp], #4)
   146d8:	ldr	r3, [pc]	; 146e0 <strspn@plt+0x37b8>
   146dc:	b	13ff0 <strspn@plt+0x30c8>
   146e0:	andeq	r7, r2, ip, lsl #2
   146e4:	mov	r2, r1
   146e8:	mov	r1, r0
   146ec:	mov	r0, #0
   146f0:	b	146d8 <strspn@plt+0x37b0>
   146f4:	mvn	r2, #0
   146f8:	b	146d8 <strspn@plt+0x37b0>
   146fc:	mov	r1, r0
   14700:	mov	r0, #0
   14704:	b	146f4 <strspn@plt+0x37cc>
   14708:	push	{r4, r5, r6, lr}
   1470c:	ldr	r4, [r0], #8
   14710:	cmp	r4, r0
   14714:	bne	1473c <strspn@plt+0x3814>
   14718:	mov	r0, r1
   1471c:	mov	r5, r1
   14720:	bl	15280 <strspn@plt+0x4358>
   14724:	subs	r3, r0, #0
   14728:	beq	14750 <strspn@plt+0x3828>
   1472c:	mov	r2, r5
   14730:	mov	r1, r4
   14734:	pop	{r4, r5, r6, lr}
   14738:	b	10d18 <memcpy@plt>
   1473c:	mov	r0, r4
   14740:	bl	152c0 <strspn@plt+0x4398>
   14744:	cmp	r0, #0
   14748:	movne	r3, r0
   1474c:	moveq	r3, r4
   14750:	mov	r0, r3
   14754:	pop	{r4, r5, r6, pc}
   14758:	push	{r4, r5, r6, lr}
   1475c:	mov	r6, r0
   14760:	ldr	r5, [r0, #4]
   14764:	mov	r4, r0
   14768:	ldr	r0, [r6], #8
   1476c:	lsl	r5, r5, #1
   14770:	cmp	r0, r6
   14774:	beq	1477c <strspn@plt+0x3854>
   14778:	bl	12250 <strspn@plt+0x1328>
   1477c:	ldr	r3, [r4, #4]
   14780:	cmp	r5, r3
   14784:	bcc	147ac <strspn@plt+0x3884>
   14788:	mov	r0, r5
   1478c:	bl	15280 <strspn@plt+0x4358>
   14790:	cmp	r0, #0
   14794:	bne	147bc <strspn@plt+0x3894>
   14798:	mov	r3, #1024	; 0x400
   1479c:	str	r6, [r4]
   147a0:	str	r3, [r4, #4]
   147a4:	mov	r0, #0
   147a8:	pop	{r4, r5, r6, pc}
   147ac:	bl	10e5c <__errno_location@plt>
   147b0:	mov	r3, #12
   147b4:	str	r3, [r0]
   147b8:	b	14798 <strspn@plt+0x3870>
   147bc:	stm	r4, {r0, r5}
   147c0:	mov	r0, #1
   147c4:	pop	{r4, r5, r6, pc}
   147c8:	push	{r4, r5, r6, r7, r8, lr}
   147cc:	mov	r7, r0
   147d0:	ldr	r3, [r0, #4]
   147d4:	ldr	r8, [r7], #8
   147d8:	mov	r4, r0
   147dc:	cmp	r8, r7
   147e0:	lsl	r6, r3, #1
   147e4:	bne	14810 <strspn@plt+0x38e8>
   147e8:	mov	r0, r6
   147ec:	bl	15280 <strspn@plt+0x4358>
   147f0:	subs	r5, r0, #0
   147f4:	beq	14840 <strspn@plt+0x3918>
   147f8:	ldr	r2, [r4, #4]
   147fc:	mov	r1, r8
   14800:	bl	10d18 <memcpy@plt>
   14804:	stm	r4, {r5, r6}
   14808:	mov	r0, #1
   1480c:	pop	{r4, r5, r6, r7, r8, pc}
   14810:	cmp	r3, r6
   14814:	bhi	14848 <strspn@plt+0x3920>
   14818:	mov	r1, r6
   1481c:	mov	r0, r8
   14820:	bl	152c0 <strspn@plt+0x4398>
   14824:	subs	r5, r0, #0
   14828:	bne	14804 <strspn@plt+0x38dc>
   1482c:	ldr	r0, [r4]
   14830:	bl	12250 <strspn@plt+0x1328>
   14834:	mov	r3, #1024	; 0x400
   14838:	str	r7, [r4]
   1483c:	str	r3, [r4, #4]
   14840:	mov	r0, #0
   14844:	pop	{r4, r5, r6, r7, r8, pc}
   14848:	bl	10e5c <__errno_location@plt>
   1484c:	mov	r3, #12
   14850:	str	r3, [r0]
   14854:	b	1482c <strspn@plt+0x3904>
   14858:	push	{r4, r5, r6, lr}
   1485c:	sub	sp, sp, #32
   14860:	cmp	r1, #0
   14864:	mov	r5, r0
   14868:	ldr	r4, [sp, #48]	; 0x30
   1486c:	ldr	r6, [sp, #52]	; 0x34
   14870:	beq	14924 <strspn@plt+0x39fc>
   14874:	stm	sp, {r2, r3}
   14878:	mov	r3, r1
   1487c:	ldr	r2, [pc, #860]	; 14be0 <strspn@plt+0x3cb8>
   14880:	mov	r1, #1
   14884:	bl	10e98 <__fprintf_chk@plt>
   14888:	mov	r2, #5
   1488c:	ldr	r1, [pc, #848]	; 14be4 <strspn@plt+0x3cbc>
   14890:	mov	r0, #0
   14894:	bl	10d48 <dcgettext@plt>
   14898:	ldr	r3, [pc, #840]	; 14be8 <strspn@plt+0x3cc0>
   1489c:	ldr	r2, [pc, #840]	; 14bec <strspn@plt+0x3cc4>
   148a0:	str	r3, [sp]
   148a4:	mov	r1, #1
   148a8:	mov	r3, r0
   148ac:	mov	r0, r5
   148b0:	bl	10e98 <__fprintf_chk@plt>
   148b4:	mov	r1, r5
   148b8:	mov	r0, #10
   148bc:	bl	10d3c <fputc_unlocked@plt>
   148c0:	mov	r2, #5
   148c4:	ldr	r1, [pc, #804]	; 14bf0 <strspn@plt+0x3cc8>
   148c8:	mov	r0, #0
   148cc:	bl	10d48 <dcgettext@plt>
   148d0:	mov	r1, #1
   148d4:	ldr	r3, [pc, #792]	; 14bf4 <strspn@plt+0x3ccc>
   148d8:	mov	r2, r0
   148dc:	mov	r0, r5
   148e0:	bl	10e98 <__fprintf_chk@plt>
   148e4:	mov	r1, r5
   148e8:	mov	r0, #10
   148ec:	bl	10d3c <fputc_unlocked@plt>
   148f0:	cmp	r6, #9
   148f4:	ldrls	pc, [pc, r6, lsl #2]
   148f8:	b	14bd4 <strspn@plt+0x3cac>
   148fc:	andeq	r4, r1, r4, lsl sl
   14900:	andeq	r4, r1, ip, lsr r9
   14904:	andeq	r4, r1, r8, ror #18
   14908:	muleq	r1, ip, r9
   1490c:	ldrdeq	r4, [r1], -r8
   14910:	andeq	r4, r1, ip, lsl sl
   14914:	andeq	r4, r1, r4, ror #20
   14918:			; <UNDEFINED> instruction: 0x00014ab4
   1491c:	andeq	r4, r1, ip, lsl #22
   14920:	andeq	r4, r1, ip, ror #22
   14924:	str	r3, [sp]
   14928:	mov	r1, #1
   1492c:	mov	r3, r2
   14930:	ldr	r2, [pc, #704]	; 14bf8 <strspn@plt+0x3cd0>
   14934:	bl	10e98 <__fprintf_chk@plt>
   14938:	b	14888 <strspn@plt+0x3960>
   1493c:	mov	r2, #5
   14940:	ldr	r1, [pc, #692]	; 14bfc <strspn@plt+0x3cd4>
   14944:	mov	r0, #0
   14948:	bl	10d48 <dcgettext@plt>
   1494c:	ldr	r3, [r4]
   14950:	mov	r1, #1
   14954:	mov	r2, r0
   14958:	mov	r0, r5
   1495c:	add	sp, sp, #32
   14960:	pop	{r4, r5, r6, lr}
   14964:	b	10e98 <__fprintf_chk@plt>
   14968:	mov	r2, #5
   1496c:	ldr	r1, [pc, #652]	; 14c00 <strspn@plt+0x3cd8>
   14970:	mov	r0, #0
   14974:	bl	10d48 <dcgettext@plt>
   14978:	ldr	r3, [r4, #4]
   1497c:	mov	r1, #1
   14980:	str	r3, [sp, #48]	; 0x30
   14984:	ldr	r3, [r4]
   14988:	mov	r2, r0
   1498c:	mov	r0, r5
   14990:	add	sp, sp, #32
   14994:	pop	{r4, r5, r6, lr}
   14998:	b	10e98 <__fprintf_chk@plt>
   1499c:	mov	r2, #5
   149a0:	ldr	r1, [pc, #604]	; 14c04 <strspn@plt+0x3cdc>
   149a4:	mov	r0, #0
   149a8:	bl	10d48 <dcgettext@plt>
   149ac:	ldr	r3, [r4, #8]
   149b0:	mov	r1, #1
   149b4:	str	r3, [sp, #52]	; 0x34
   149b8:	ldr	r3, [r4, #4]
   149bc:	str	r3, [sp, #48]	; 0x30
   149c0:	ldr	r3, [r4]
   149c4:	mov	r2, r0
   149c8:	mov	r0, r5
   149cc:	add	sp, sp, #32
   149d0:	pop	{r4, r5, r6, lr}
   149d4:	b	10e98 <__fprintf_chk@plt>
   149d8:	mov	r2, #5
   149dc:	ldr	r1, [pc, #548]	; 14c08 <strspn@plt+0x3ce0>
   149e0:	mov	r0, #0
   149e4:	bl	10d48 <dcgettext@plt>
   149e8:	ldr	r3, [r4, #12]
   149ec:	mov	r1, #1
   149f0:	str	r3, [sp, #8]
   149f4:	ldr	r3, [r4, #8]
   149f8:	str	r3, [sp, #4]
   149fc:	ldr	r3, [r4, #4]
   14a00:	str	r3, [sp]
   14a04:	ldr	r3, [r4]
   14a08:	mov	r2, r0
   14a0c:	mov	r0, r5
   14a10:	bl	10e98 <__fprintf_chk@plt>
   14a14:	add	sp, sp, #32
   14a18:	pop	{r4, r5, r6, pc}
   14a1c:	mov	r2, #5
   14a20:	ldr	r1, [pc, #484]	; 14c0c <strspn@plt+0x3ce4>
   14a24:	mov	r0, #0
   14a28:	bl	10d48 <dcgettext@plt>
   14a2c:	ldr	r3, [r4, #16]
   14a30:	mov	r1, #1
   14a34:	str	r3, [sp, #12]
   14a38:	ldr	r3, [r4, #12]
   14a3c:	str	r3, [sp, #8]
   14a40:	ldr	r3, [r4, #8]
   14a44:	str	r3, [sp, #4]
   14a48:	ldr	r3, [r4, #4]
   14a4c:	str	r3, [sp]
   14a50:	ldr	r3, [r4]
   14a54:	mov	r2, r0
   14a58:	mov	r0, r5
   14a5c:	bl	10e98 <__fprintf_chk@plt>
   14a60:	b	14a14 <strspn@plt+0x3aec>
   14a64:	mov	r2, #5
   14a68:	ldr	r1, [pc, #416]	; 14c10 <strspn@plt+0x3ce8>
   14a6c:	mov	r0, #0
   14a70:	bl	10d48 <dcgettext@plt>
   14a74:	ldr	r3, [r4, #20]
   14a78:	mov	r1, #1
   14a7c:	str	r3, [sp, #16]
   14a80:	ldr	r3, [r4, #16]
   14a84:	str	r3, [sp, #12]
   14a88:	ldr	r3, [r4, #12]
   14a8c:	str	r3, [sp, #8]
   14a90:	ldr	r3, [r4, #8]
   14a94:	str	r3, [sp, #4]
   14a98:	ldr	r3, [r4, #4]
   14a9c:	str	r3, [sp]
   14aa0:	ldr	r3, [r4]
   14aa4:	mov	r2, r0
   14aa8:	mov	r0, r5
   14aac:	bl	10e98 <__fprintf_chk@plt>
   14ab0:	b	14a14 <strspn@plt+0x3aec>
   14ab4:	mov	r2, #5
   14ab8:	ldr	r1, [pc, #340]	; 14c14 <strspn@plt+0x3cec>
   14abc:	mov	r0, #0
   14ac0:	bl	10d48 <dcgettext@plt>
   14ac4:	ldr	r3, [r4, #24]
   14ac8:	mov	r1, #1
   14acc:	str	r3, [sp, #20]
   14ad0:	ldr	r3, [r4, #20]
   14ad4:	str	r3, [sp, #16]
   14ad8:	ldr	r3, [r4, #16]
   14adc:	str	r3, [sp, #12]
   14ae0:	ldr	r3, [r4, #12]
   14ae4:	str	r3, [sp, #8]
   14ae8:	ldr	r3, [r4, #8]
   14aec:	str	r3, [sp, #4]
   14af0:	ldr	r3, [r4, #4]
   14af4:	str	r3, [sp]
   14af8:	ldr	r3, [r4]
   14afc:	mov	r2, r0
   14b00:	mov	r0, r5
   14b04:	bl	10e98 <__fprintf_chk@plt>
   14b08:	b	14a14 <strspn@plt+0x3aec>
   14b0c:	mov	r2, #5
   14b10:	ldr	r1, [pc, #256]	; 14c18 <strspn@plt+0x3cf0>
   14b14:	mov	r0, #0
   14b18:	bl	10d48 <dcgettext@plt>
   14b1c:	ldr	r3, [r4, #28]
   14b20:	mov	r1, #1
   14b24:	str	r3, [sp, #24]
   14b28:	ldr	r3, [r4, #24]
   14b2c:	str	r3, [sp, #20]
   14b30:	ldr	r3, [r4, #20]
   14b34:	str	r3, [sp, #16]
   14b38:	ldr	r3, [r4, #16]
   14b3c:	str	r3, [sp, #12]
   14b40:	ldr	r3, [r4, #12]
   14b44:	str	r3, [sp, #8]
   14b48:	ldr	r3, [r4, #8]
   14b4c:	str	r3, [sp, #4]
   14b50:	ldr	r3, [r4, #4]
   14b54:	str	r3, [sp]
   14b58:	ldr	r3, [r4]
   14b5c:	mov	r2, r0
   14b60:	mov	r0, r5
   14b64:	bl	10e98 <__fprintf_chk@plt>
   14b68:	b	14a14 <strspn@plt+0x3aec>
   14b6c:	ldr	r1, [pc, #168]	; 14c1c <strspn@plt+0x3cf4>
   14b70:	mov	r2, #5
   14b74:	mov	r0, #0
   14b78:	bl	10d48 <dcgettext@plt>
   14b7c:	ldr	r3, [r4, #32]
   14b80:	mov	r1, #1
   14b84:	str	r3, [sp, #28]
   14b88:	ldr	r3, [r4, #28]
   14b8c:	str	r3, [sp, #24]
   14b90:	ldr	r3, [r4, #24]
   14b94:	str	r3, [sp, #20]
   14b98:	ldr	r3, [r4, #20]
   14b9c:	str	r3, [sp, #16]
   14ba0:	ldr	r3, [r4, #16]
   14ba4:	str	r3, [sp, #12]
   14ba8:	ldr	r3, [r4, #12]
   14bac:	str	r3, [sp, #8]
   14bb0:	ldr	r3, [r4, #8]
   14bb4:	str	r3, [sp, #4]
   14bb8:	ldr	r3, [r4, #4]
   14bbc:	str	r3, [sp]
   14bc0:	ldr	r3, [r4]
   14bc4:	mov	r2, r0
   14bc8:	mov	r0, r5
   14bcc:	bl	10e98 <__fprintf_chk@plt>
   14bd0:	b	14a14 <strspn@plt+0x3aec>
   14bd4:	mov	r2, #5
   14bd8:	ldr	r1, [pc, #64]	; 14c20 <strspn@plt+0x3cf8>
   14bdc:	b	14b74 <strspn@plt+0x3c4c>
   14be0:	muleq	r1, r7, r5
   14be4:	andeq	r6, r1, sl, lsr #11
   14be8:	andeq	r0, r0, r6, ror #15
   14bec:	andeq	r6, r1, r8, ror r8
   14bf0:	andeq	r6, r1, lr, lsr #11
   14bf4:	andeq	r6, r1, r9, asr r6
   14bf8:	andeq	r6, r1, r3, lsr #11
   14bfc:	andeq	r6, r1, fp, ror r6
   14c00:	andeq	r6, r1, fp, lsl #13
   14c04:	andeq	r6, r1, r2, lsr #13
   14c08:			; <UNDEFINED> instruction: 0x000166be
   14c0c:	ldrdeq	r6, [r1], -lr
   14c10:	andeq	r6, r1, r2, lsl #14
   14c14:	andeq	r6, r1, sl, lsr #14
   14c18:	andeq	r6, r1, r6, asr r7
   14c1c:	andeq	r6, r1, r6, lsl #15
   14c20:			; <UNDEFINED> instruction: 0x000167ba
   14c24:	push	{r0, r1, r4, lr}
   14c28:	mov	ip, #0
   14c2c:	ldr	lr, [sp, #16]
   14c30:	ldr	r4, [lr, ip, lsl #2]
   14c34:	cmp	r4, #0
   14c38:	bne	14c50 <strspn@plt+0x3d28>
   14c3c:	str	ip, [sp, #4]
   14c40:	str	lr, [sp]
   14c44:	bl	14858 <strspn@plt+0x3930>
   14c48:	add	sp, sp, #8
   14c4c:	pop	{r4, pc}
   14c50:	add	ip, ip, #1
   14c54:	b	14c30 <strspn@plt+0x3d08>
   14c58:	push	{r4, r5, lr}
   14c5c:	sub	sp, sp, #52	; 0x34
   14c60:	mov	ip, #0
   14c64:	ldr	r5, [sp, #64]	; 0x40
   14c68:	add	lr, sp, #8
   14c6c:	ldr	r4, [r5, ip, lsl #2]
   14c70:	cmp	r4, #0
   14c74:	str	r4, [lr, ip, lsl #2]
   14c78:	beq	14c88 <strspn@plt+0x3d60>
   14c7c:	add	ip, ip, #1
   14c80:	cmp	ip, #10
   14c84:	bne	14c6c <strspn@plt+0x3d44>
   14c88:	str	ip, [sp, #4]
   14c8c:	str	lr, [sp]
   14c90:	bl	14858 <strspn@plt+0x3930>
   14c94:	add	sp, sp, #52	; 0x34
   14c98:	pop	{r4, r5, pc}
   14c9c:	push	{r3}		; (str r3, [sp, #-4]!)
   14ca0:	push	{r0, r1, r2, r3, lr}
   14ca4:	add	r3, sp, #24
   14ca8:	str	r3, [sp, #12]
   14cac:	str	r3, [sp]
   14cb0:	ldr	r3, [sp, #20]
   14cb4:	bl	14c58 <strspn@plt+0x3d30>
   14cb8:	add	sp, sp, #16
   14cbc:	pop	{lr}		; (ldr lr, [sp], #4)
   14cc0:	add	sp, sp, #4
   14cc4:	bx	lr
   14cc8:	ldr	r3, [pc, #116]	; 14d44 <strspn@plt+0x3e1c>
   14ccc:	push	{r4, lr}
   14cd0:	mov	r0, #10
   14cd4:	ldr	r1, [r3]
   14cd8:	bl	10d3c <fputc_unlocked@plt>
   14cdc:	mov	r2, #5
   14ce0:	ldr	r1, [pc, #96]	; 14d48 <strspn@plt+0x3e20>
   14ce4:	mov	r0, #0
   14ce8:	bl	10d48 <dcgettext@plt>
   14cec:	ldr	r2, [pc, #88]	; 14d4c <strspn@plt+0x3e24>
   14cf0:	mov	r1, r0
   14cf4:	mov	r0, #1
   14cf8:	bl	10e80 <__printf_chk@plt>
   14cfc:	mov	r2, #5
   14d00:	ldr	r1, [pc, #72]	; 14d50 <strspn@plt+0x3e28>
   14d04:	mov	r0, #0
   14d08:	bl	10d48 <dcgettext@plt>
   14d0c:	ldr	r3, [pc, #64]	; 14d54 <strspn@plt+0x3e2c>
   14d10:	ldr	r2, [pc, #64]	; 14d58 <strspn@plt+0x3e30>
   14d14:	mov	r1, r0
   14d18:	mov	r0, #1
   14d1c:	bl	10e80 <__printf_chk@plt>
   14d20:	mov	r2, #5
   14d24:	ldr	r1, [pc, #48]	; 14d5c <strspn@plt+0x3e34>
   14d28:	mov	r0, #0
   14d2c:	bl	10d48 <dcgettext@plt>
   14d30:	ldr	r2, [pc, #40]	; 14d60 <strspn@plt+0x3e38>
   14d34:	pop	{r4, lr}
   14d38:	mov	r1, r0
   14d3c:	mov	r0, #1
   14d40:	b	10e80 <__printf_chk@plt>
   14d44:	andeq	r7, r2, r4, asr r1
   14d48:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   14d4c:	andeq	r6, r1, sl, lsl #16
   14d50:	andeq	r6, r1, r0, lsr #16
   14d54:	andeq	r6, r1, sp, ror #3
   14d58:	andeq	r6, r1, r5, lsl r2
   14d5c:	andeq	r6, r1, r4, lsr r8
   14d60:	andeq	r6, r1, fp, asr r8
   14d64:	push	{r4, lr}
   14d68:	bl	15280 <strspn@plt+0x4358>
   14d6c:	cmp	r0, #0
   14d70:	popne	{r4, pc}
   14d74:	bl	151f8 <strspn@plt+0x42d0>
   14d78:	push	{r4, lr}
   14d7c:	bl	15280 <strspn@plt+0x4358>
   14d80:	cmp	r0, #0
   14d84:	popne	{r4, pc}
   14d88:	bl	151f8 <strspn@plt+0x42d0>
   14d8c:	b	14d64 <strspn@plt+0x3e3c>
   14d90:	push	{r4, r5, r6, lr}
   14d94:	mov	r5, r0
   14d98:	mov	r4, r1
   14d9c:	bl	152c0 <strspn@plt+0x4398>
   14da0:	cmp	r0, #0
   14da4:	popne	{r4, r5, r6, pc}
   14da8:	adds	r4, r4, #0
   14dac:	movne	r4, #1
   14db0:	cmp	r5, #0
   14db4:	orreq	r4, r4, #1
   14db8:	cmp	r4, #0
   14dbc:	popeq	{r4, r5, r6, pc}
   14dc0:	bl	151f8 <strspn@plt+0x42d0>
   14dc4:	push	{r4, lr}
   14dc8:	cmp	r1, #0
   14dcc:	orreq	r1, r1, #1
   14dd0:	bl	152c0 <strspn@plt+0x4398>
   14dd4:	cmp	r0, #0
   14dd8:	popne	{r4, pc}
   14ddc:	bl	151f8 <strspn@plt+0x42d0>
   14de0:	push	{r4, r5, r6, lr}
   14de4:	mov	r6, r0
   14de8:	mov	r5, r1
   14dec:	mov	r4, r2
   14df0:	bl	155c8 <strspn@plt+0x46a0>
   14df4:	cmp	r0, #0
   14df8:	popne	{r4, r5, r6, pc}
   14dfc:	cmp	r6, #0
   14e00:	beq	14e10 <strspn@plt+0x3ee8>
   14e04:	cmp	r5, #0
   14e08:	cmpne	r4, #0
   14e0c:	popeq	{r4, r5, r6, pc}
   14e10:	bl	151f8 <strspn@plt+0x42d0>
   14e14:	b	14de0 <strspn@plt+0x3eb8>
   14e18:	cmp	r2, #0
   14e1c:	cmpne	r1, #0
   14e20:	moveq	r2, #1
   14e24:	moveq	r1, r2
   14e28:	push	{r4, lr}
   14e2c:	bl	155c8 <strspn@plt+0x46a0>
   14e30:	cmp	r0, #0
   14e34:	popne	{r4, pc}
   14e38:	bl	151f8 <strspn@plt+0x42d0>
   14e3c:	mov	r2, r1
   14e40:	mov	r1, r0
   14e44:	mov	r0, #0
   14e48:	b	14de0 <strspn@plt+0x3eb8>
   14e4c:	mov	r2, r1
   14e50:	mov	r1, r0
   14e54:	mov	r0, #0
   14e58:	b	14e18 <strspn@plt+0x3ef0>
   14e5c:	push	{r4, r5, r6, r7, r8, lr}
   14e60:	subs	r7, r0, #0
   14e64:	mov	r5, r1
   14e68:	mov	r6, r2
   14e6c:	ldr	r4, [r1]
   14e70:	bne	14eac <strspn@plt+0x3f84>
   14e74:	cmp	r4, #0
   14e78:	bne	14e94 <strspn@plt+0x3f6c>
   14e7c:	mov	r1, r2
   14e80:	mov	r0, #64	; 0x40
   14e84:	bl	156f4 <strspn@plt+0x47cc>
   14e88:	cmp	r0, #0
   14e8c:	movne	r4, r0
   14e90:	addeq	r4, r0, #1
   14e94:	mov	r2, r6
   14e98:	mov	r1, r4
   14e9c:	mov	r0, r7
   14ea0:	bl	14de0 <strspn@plt+0x3eb8>
   14ea4:	str	r4, [r5]
   14ea8:	pop	{r4, r5, r6, r7, r8, pc}
   14eac:	lsr	r2, r4, #1
   14eb0:	add	r3, r2, #1
   14eb4:	mvn	r3, r3
   14eb8:	cmp	r4, r3
   14ebc:	addls	r4, r4, #1
   14ec0:	addls	r4, r4, r2
   14ec4:	bls	14e94 <strspn@plt+0x3f6c>
   14ec8:	bl	151f8 <strspn@plt+0x42d0>
   14ecc:	mov	r2, #1
   14ed0:	b	14e5c <strspn@plt+0x3f34>
   14ed4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ed8:	mov	sl, r0
   14edc:	ldr	r8, [r1]
   14ee0:	mov	fp, r1
   14ee4:	mov	r5, r2
   14ee8:	asrs	r4, r8, #1
   14eec:	mov	r9, r3
   14ef0:	ldr	r7, [sp, #48]	; 0x30
   14ef4:	bpl	14f90 <strspn@plt+0x4068>
   14ef8:	rsb	r2, r4, #-2147483648	; 0x80000000
   14efc:	cmp	r8, r2
   14f00:	movge	r2, #0
   14f04:	movlt	r2, #1
   14f08:	mvn	r3, r9
   14f0c:	cmp	r2, #0
   14f10:	lsr	r3, r3, #31
   14f14:	addeq	r4, r4, r8
   14f18:	mvnne	r4, #-2147483648	; 0x80000000
   14f1c:	mov	r0, r3
   14f20:	cmp	r9, r4
   14f24:	movge	r0, #0
   14f28:	andlt	r0, r0, #1
   14f2c:	cmp	r0, #0
   14f30:	str	r3, [sp, #4]
   14f34:	bne	15104 <strspn@plt+0x41dc>
   14f38:	cmp	r7, #0
   14f3c:	bge	15050 <strspn@plt+0x4128>
   14f40:	cmp	r4, #0
   14f44:	bge	14fa8 <strspn@plt+0x4080>
   14f48:	mov	r1, r7
   14f4c:	mvn	r0, #-2147483648	; 0x80000000
   14f50:	bl	15900 <strspn@plt+0x49d8>
   14f54:	cmp	r0, r4
   14f58:	movle	r0, #0
   14f5c:	movgt	r0, #1
   14f60:	cmp	r0, #0
   14f64:	mvnne	r6, #-2147483648	; 0x80000000
   14f68:	beq	14fb8 <strspn@plt+0x4090>
   14f6c:	mov	r1, r7
   14f70:	mov	r0, r6
   14f74:	bl	15900 <strspn@plt+0x49d8>
   14f78:	mov	r1, r7
   14f7c:	mov	r4, r0
   14f80:	mov	r0, r6
   14f84:	bl	15b20 <strspn@plt+0x4bf8>
   14f88:	sub	r1, r6, r1
   14f8c:	b	14fc8 <strspn@plt+0x40a0>
   14f90:	mvn	r2, #-2147483648	; 0x80000000
   14f94:	sub	r2, r2, r4
   14f98:	cmp	r8, r2
   14f9c:	movle	r2, #0
   14fa0:	movgt	r2, #1
   14fa4:	b	14f08 <strspn@plt+0x3fe0>
   14fa8:	cmn	r7, #1
   14fac:	movne	r1, r7
   14fb0:	movne	r0, #-2147483648	; 0x80000000
   14fb4:	bne	1511c <strspn@plt+0x41f4>
   14fb8:	mul	r1, r7, r4
   14fbc:	cmp	r1, #63	; 0x3f
   14fc0:	movle	r6, #64	; 0x40
   14fc4:	ble	14f6c <strspn@plt+0x4044>
   14fc8:	cmp	sl, #0
   14fcc:	sub	r2, r4, r8
   14fd0:	streq	sl, [fp]
   14fd4:	cmp	r2, r5
   14fd8:	bge	150ac <strspn@plt+0x4184>
   14fdc:	cmp	r5, #0
   14fe0:	bge	15078 <strspn@plt+0x4150>
   14fe4:	rsb	r2, r5, #-2147483648	; 0x80000000
   14fe8:	cmp	r8, r2
   14fec:	movge	r2, #0
   14ff0:	movlt	r2, #1
   14ff4:	cmp	r2, #0
   14ff8:	bne	1504c <strspn@plt+0x4124>
   14ffc:	ldr	r0, [sp, #4]
   15000:	add	r5, r8, r5
   15004:	cmp	r9, r5
   15008:	movge	r0, #0
   1500c:	andlt	r0, r0, #1
   15010:	cmp	r0, #0
   15014:	mov	r4, r5
   15018:	bne	1504c <strspn@plt+0x4124>
   1501c:	cmp	r7, #0
   15020:	bge	150c0 <strspn@plt+0x4198>
   15024:	cmp	r5, #0
   15028:	bge	15098 <strspn@plt+0x4170>
   1502c:	mov	r1, r7
   15030:	mvn	r0, #-2147483648	; 0x80000000
   15034:	bl	15900 <strspn@plt+0x49d8>
   15038:	cmp	r5, r0
   1503c:	movge	r0, #0
   15040:	movlt	r0, #1
   15044:	cmp	r0, #0
   15048:	beq	150a8 <strspn@plt+0x4180>
   1504c:	bl	151f8 <strspn@plt+0x42d0>
   15050:	beq	14fb8 <strspn@plt+0x4090>
   15054:	cmp	r4, #0
   15058:	bge	15114 <strspn@plt+0x41ec>
   1505c:	cmn	r4, #1
   15060:	beq	14fb8 <strspn@plt+0x4090>
   15064:	mov	r1, r4
   15068:	mov	r0, #-2147483648	; 0x80000000
   1506c:	bl	15900 <strspn@plt+0x49d8>
   15070:	cmp	r7, r0
   15074:	b	14f58 <strspn@plt+0x4030>
   15078:	cmp	r8, #0
   1507c:	blt	14ffc <strspn@plt+0x40d4>
   15080:	mvn	r2, #-2147483648	; 0x80000000
   15084:	sub	r2, r2, r5
   15088:	cmp	r8, r2
   1508c:	movle	r2, #0
   15090:	movgt	r2, #1
   15094:	b	14ff4 <strspn@plt+0x40cc>
   15098:	cmn	r7, #1
   1509c:	movne	r1, r7
   150a0:	movne	r0, #-2147483648	; 0x80000000
   150a4:	bne	150f8 <strspn@plt+0x41d0>
   150a8:	mul	r1, r5, r7
   150ac:	mov	r0, sl
   150b0:	bl	14d90 <strspn@plt+0x3e68>
   150b4:	str	r4, [fp]
   150b8:	add	sp, sp, #12
   150bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150c0:	beq	150a8 <strspn@plt+0x4180>
   150c4:	cmp	r5, #0
   150c8:	movge	r1, r7
   150cc:	mvnge	r0, #-2147483648	; 0x80000000
   150d0:	bge	150f8 <strspn@plt+0x41d0>
   150d4:	cmn	r5, #1
   150d8:	beq	150a8 <strspn@plt+0x4180>
   150dc:	mov	r1, r5
   150e0:	mov	r0, #-2147483648	; 0x80000000
   150e4:	bl	15900 <strspn@plt+0x49d8>
   150e8:	cmp	r7, r0
   150ec:	movle	r0, #0
   150f0:	movgt	r0, #1
   150f4:	b	15044 <strspn@plt+0x411c>
   150f8:	bl	15900 <strspn@plt+0x49d8>
   150fc:	cmp	r5, r0
   15100:	b	150ec <strspn@plt+0x41c4>
   15104:	cmp	r7, #0
   15108:	mov	r4, r9
   1510c:	blt	14fa8 <strspn@plt+0x4080>
   15110:	beq	14fb8 <strspn@plt+0x4090>
   15114:	mov	r1, r7
   15118:	mvn	r0, #-2147483648	; 0x80000000
   1511c:	bl	15900 <strspn@plt+0x49d8>
   15120:	cmp	r0, r4
   15124:	movge	r0, #0
   15128:	movlt	r0, #1
   1512c:	b	14f60 <strspn@plt+0x4038>
   15130:	push	{r4, lr}
   15134:	bl	15238 <strspn@plt+0x4310>
   15138:	cmp	r0, #0
   1513c:	popne	{r4, pc}
   15140:	bl	151f8 <strspn@plt+0x42d0>
   15144:	mov	r1, #1
   15148:	b	15130 <strspn@plt+0x4208>
   1514c:	push	{r4, lr}
   15150:	bl	15238 <strspn@plt+0x4310>
   15154:	cmp	r0, #0
   15158:	popne	{r4, pc}
   1515c:	bl	151f8 <strspn@plt+0x42d0>
   15160:	mov	r1, #1
   15164:	b	1514c <strspn@plt+0x4224>
   15168:	push	{r4, r5, r6, lr}
   1516c:	mov	r4, r1
   15170:	mov	r5, r0
   15174:	mov	r0, r1
   15178:	bl	14d64 <strspn@plt+0x3e3c>
   1517c:	mov	r2, r4
   15180:	mov	r1, r5
   15184:	pop	{r4, r5, r6, lr}
   15188:	b	10d18 <memcpy@plt>
   1518c:	push	{r4, r5, r6, lr}
   15190:	mov	r4, r1
   15194:	mov	r5, r0
   15198:	mov	r0, r1
   1519c:	bl	14d78 <strspn@plt+0x3e50>
   151a0:	mov	r2, r4
   151a4:	mov	r1, r5
   151a8:	pop	{r4, r5, r6, lr}
   151ac:	b	10d18 <memcpy@plt>
   151b0:	push	{r4, r5, r6, lr}
   151b4:	mov	r5, r0
   151b8:	add	r0, r1, #1
   151bc:	mov	r4, r1
   151c0:	bl	14d78 <strspn@plt+0x3e50>
   151c4:	mov	r2, #0
   151c8:	mov	r1, r5
   151cc:	strb	r2, [r0, r4]
   151d0:	mov	r2, r4
   151d4:	pop	{r4, r5, r6, lr}
   151d8:	b	10d18 <memcpy@plt>
   151dc:	push	{r4, lr}
   151e0:	mov	r4, r0
   151e4:	bl	10e50 <strlen@plt>
   151e8:	add	r1, r0, #1
   151ec:	mov	r0, r4
   151f0:	pop	{r4, lr}
   151f4:	b	15168 <strspn@plt+0x4240>
   151f8:	ldr	r3, [pc, #44]	; 1522c <strspn@plt+0x4304>
   151fc:	push	{r4, lr}
   15200:	mov	r2, #5
   15204:	ldr	r1, [pc, #36]	; 15230 <strspn@plt+0x4308>
   15208:	mov	r0, #0
   1520c:	ldr	r4, [r3]
   15210:	bl	10d48 <dcgettext@plt>
   15214:	ldr	r2, [pc, #24]	; 15234 <strspn@plt+0x430c>
   15218:	mov	r1, #0
   1521c:	mov	r3, r0
   15220:	mov	r0, r4
   15224:	bl	10dd8 <error@plt>
   15228:	bl	10f10 <abort@plt>
   1522c:	strdeq	r7, [r2], -r8
   15230:	andeq	r6, r1, r7, lsr #17
   15234:	andeq	r6, r1, r7, lsl r4
   15238:	cmp	r1, #0
   1523c:	cmpne	r0, #0
   15240:	moveq	r1, #1
   15244:	moveq	r0, r1
   15248:	umull	r2, r3, r0, r1
   1524c:	adds	r3, r3, #0
   15250:	movne	r3, #1
   15254:	cmp	r2, #0
   15258:	blt	15268 <strspn@plt+0x4340>
   1525c:	cmp	r3, #0
   15260:	bne	15268 <strspn@plt+0x4340>
   15264:	b	10cac <calloc@plt>
   15268:	push	{r4, lr}
   1526c:	bl	10e5c <__errno_location@plt>
   15270:	mov	r3, #12
   15274:	str	r3, [r0]
   15278:	mov	r0, #0
   1527c:	pop	{r4, pc}
   15280:	cmp	r0, #0
   15284:	mov	r3, #0
   15288:	moveq	r0, #1
   1528c:	adds	r3, r3, #0
   15290:	movne	r3, #1
   15294:	cmp	r0, #0
   15298:	blt	152a8 <strspn@plt+0x4380>
   1529c:	cmp	r3, #0
   152a0:	bne	152a8 <strspn@plt+0x4380>
   152a4:	b	10de4 <malloc@plt>
   152a8:	push	{r4, lr}
   152ac:	bl	10e5c <__errno_location@plt>
   152b0:	mov	r3, #12
   152b4:	str	r3, [r0]
   152b8:	mov	r0, #0
   152bc:	pop	{r4, pc}
   152c0:	cmp	r0, #0
   152c4:	push	{r4, lr}
   152c8:	mov	r4, r1
   152cc:	bne	152dc <strspn@plt+0x43b4>
   152d0:	mov	r0, r1
   152d4:	pop	{r4, lr}
   152d8:	b	15280 <strspn@plt+0x4358>
   152dc:	cmp	r1, #0
   152e0:	bne	152f0 <strspn@plt+0x43c8>
   152e4:	bl	12250 <strspn@plt+0x1328>
   152e8:	mov	r0, #0
   152ec:	pop	{r4, pc}
   152f0:	cmp	r1, #0
   152f4:	blt	15304 <strspn@plt+0x43dc>
   152f8:	mov	r3, #0
   152fc:	cmp	r3, r3
   15300:	beq	15314 <strspn@plt+0x43ec>
   15304:	bl	10e5c <__errno_location@plt>
   15308:	mov	r3, #12
   1530c:	str	r3, [r0]
   15310:	b	152e8 <strspn@plt+0x43c0>
   15314:	pop	{r4, lr}
   15318:	b	10d54 <realloc@plt>
   1531c:	push	{r4, r5, r6, lr}
   15320:	mov	r4, r0
   15324:	bl	10db4 <__fpending@plt>
   15328:	mov	r5, r0
   1532c:	mov	r0, r4
   15330:	bl	10dc0 <ferror_unlocked@plt>
   15334:	mov	r6, r0
   15338:	mov	r0, r4
   1533c:	bl	1538c <strspn@plt+0x4464>
   15340:	cmp	r6, #0
   15344:	mov	r4, r0
   15348:	bne	15374 <strspn@plt+0x444c>
   1534c:	cmp	r0, #0
   15350:	beq	1536c <strspn@plt+0x4444>
   15354:	cmp	r5, #0
   15358:	bne	15384 <strspn@plt+0x445c>
   1535c:	bl	10e5c <__errno_location@plt>
   15360:	ldr	r4, [r0]
   15364:	subs	r4, r4, #9
   15368:	mvnne	r4, #0
   1536c:	mov	r0, r4
   15370:	pop	{r4, r5, r6, pc}
   15374:	cmp	r0, #0
   15378:	bne	15384 <strspn@plt+0x445c>
   1537c:	bl	10e5c <__errno_location@plt>
   15380:	str	r4, [r0]
   15384:	mvn	r4, #0
   15388:	b	1536c <strspn@plt+0x4444>
   1538c:	push	{r0, r1, r2, r4, r5, lr}
   15390:	mov	r4, r0
   15394:	bl	10e8c <fileno@plt>
   15398:	cmp	r0, #0
   1539c:	mov	r0, r4
   153a0:	bge	153b0 <strspn@plt+0x4488>
   153a4:	add	sp, sp, #12
   153a8:	pop	{r4, r5, lr}
   153ac:	b	10ea4 <fclose@plt>
   153b0:	bl	10dfc <__freading@plt>
   153b4:	cmp	r0, #0
   153b8:	bne	153f4 <strspn@plt+0x44cc>
   153bc:	mov	r0, r4
   153c0:	bl	15434 <strspn@plt+0x450c>
   153c4:	cmp	r0, #0
   153c8:	bne	15428 <strspn@plt+0x4500>
   153cc:	mov	r5, #0
   153d0:	mov	r0, r4
   153d4:	bl	10ea4 <fclose@plt>
   153d8:	cmp	r5, #0
   153dc:	beq	153ec <strspn@plt+0x44c4>
   153e0:	bl	10e5c <__errno_location@plt>
   153e4:	str	r5, [r0]
   153e8:	mvn	r0, #0
   153ec:	add	sp, sp, #12
   153f0:	pop	{r4, r5, pc}
   153f4:	mov	r0, r4
   153f8:	bl	10e8c <fileno@plt>
   153fc:	mov	r3, #1
   15400:	str	r3, [sp]
   15404:	mov	r2, #0
   15408:	mov	r3, #0
   1540c:	bl	10d90 <lseek64@plt>
   15410:	mvn	r3, #0
   15414:	mvn	r2, #0
   15418:	cmp	r1, r3
   1541c:	cmpeq	r0, r2
   15420:	bne	153bc <strspn@plt+0x4494>
   15424:	b	153cc <strspn@plt+0x44a4>
   15428:	bl	10e5c <__errno_location@plt>
   1542c:	ldr	r5, [r0]
   15430:	b	153d0 <strspn@plt+0x44a8>
   15434:	push	{r0, r1, r4, lr}
   15438:	subs	r4, r0, #0
   1543c:	bne	15450 <strspn@plt+0x4528>
   15440:	mov	r0, r4
   15444:	add	sp, sp, #8
   15448:	pop	{r4, lr}
   1544c:	b	10cdc <fflush@plt>
   15450:	bl	10dfc <__freading@plt>
   15454:	cmp	r0, #0
   15458:	beq	15440 <strspn@plt+0x4518>
   1545c:	ldr	r3, [r4]
   15460:	tst	r3, #256	; 0x100
   15464:	beq	15440 <strspn@plt+0x4518>
   15468:	mov	r3, #1
   1546c:	str	r3, [sp]
   15470:	mov	r2, #0
   15474:	mov	r3, #0
   15478:	mov	r0, r4
   1547c:	bl	15484 <strspn@plt+0x455c>
   15480:	b	15440 <strspn@plt+0x4518>
   15484:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   15488:	mov	r4, r0
   1548c:	ldmib	r0, {ip, lr}
   15490:	ldr	r8, [sp, #32]
   15494:	cmp	lr, ip
   15498:	bne	15504 <strspn@plt+0x45dc>
   1549c:	ldr	lr, [r0, #20]
   154a0:	ldr	ip, [r0, #16]
   154a4:	cmp	lr, ip
   154a8:	bne	15504 <strspn@plt+0x45dc>
   154ac:	ldr	r5, [r0, #36]	; 0x24
   154b0:	cmp	r5, #0
   154b4:	bne	15504 <strspn@plt+0x45dc>
   154b8:	mov	r6, r2
   154bc:	mov	r7, r3
   154c0:	bl	10e8c <fileno@plt>
   154c4:	mov	r2, r6
   154c8:	mov	r3, r7
   154cc:	str	r8, [sp]
   154d0:	bl	10d90 <lseek64@plt>
   154d4:	mvn	r3, #0
   154d8:	mvn	r2, #0
   154dc:	cmp	r1, r3
   154e0:	cmpeq	r0, r2
   154e4:	mvneq	r0, #0
   154e8:	ldrne	r3, [r4]
   154ec:	strdne	r0, [r4, #80]	; 0x50
   154f0:	movne	r0, r5
   154f4:	bicne	r3, r3, #16
   154f8:	strne	r3, [r4]
   154fc:	add	sp, sp, #8
   15500:	pop	{r4, r5, r6, r7, r8, pc}
   15504:	str	r8, [sp, #32]
   15508:	mov	r0, r4
   1550c:	add	sp, sp, #8
   15510:	pop	{r4, r5, r6, r7, r8, lr}
   15514:	b	10eb0 <fseeko64@plt>
   15518:	sub	r2, r0, #1
   1551c:	mov	r0, #0
   15520:	push	{r4, lr}
   15524:	ldrb	r3, [r2, #1]!
   15528:	cmp	r3, #0
   1552c:	bne	1553c <strspn@plt+0x4614>
   15530:	bl	158e0 <strspn@plt+0x49b8>
   15534:	mov	r0, r1
   15538:	pop	{r4, pc}
   1553c:	add	r0, r3, r0, ror #23
   15540:	b	15524 <strspn@plt+0x45fc>
   15544:	push	{r4, lr}
   15548:	mov	r0, #14
   1554c:	bl	10ed4 <nl_langinfo@plt>
   15550:	ldr	r3, [pc, #24]	; 15570 <strspn@plt+0x4648>
   15554:	cmp	r0, #0
   15558:	moveq	r0, r3
   1555c:	ldr	r3, [pc, #16]	; 15574 <strspn@plt+0x464c>
   15560:	ldrb	r2, [r0]
   15564:	cmp	r2, #0
   15568:	moveq	r0, r3
   1556c:	pop	{r4, pc}
   15570:	andeq	r5, r1, r0, lsl #30
   15574:			; <UNDEFINED> instruction: 0x000168b8
   15578:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1557c:	subs	r5, r0, #0
   15580:	addeq	r5, sp, #4
   15584:	mov	r0, r5
   15588:	mov	r7, r2
   1558c:	mov	r6, r1
   15590:	bl	10dcc <mbrtowc@plt>
   15594:	cmp	r7, #0
   15598:	cmnne	r0, #3
   1559c:	mov	r4, r0
   155a0:	bls	155bc <strspn@plt+0x4694>
   155a4:	mov	r0, #0
   155a8:	bl	15614 <strspn@plt+0x46ec>
   155ac:	cmp	r0, #0
   155b0:	moveq	r4, #1
   155b4:	ldrbeq	r3, [r6]
   155b8:	streq	r3, [r5]
   155bc:	mov	r0, r4
   155c0:	add	sp, sp, #12
   155c4:	pop	{r4, r5, r6, r7, pc}
   155c8:	push	{r4, r5, r6, lr}
   155cc:	subs	r4, r2, #0
   155d0:	mov	r6, r0
   155d4:	mov	r5, r1
   155d8:	beq	155f0 <strspn@plt+0x46c8>
   155dc:	mov	r1, r4
   155e0:	mvn	r0, #0
   155e4:	bl	156f4 <strspn@plt+0x47cc>
   155e8:	cmp	r0, r5
   155ec:	bcc	15600 <strspn@plt+0x46d8>
   155f0:	mul	r1, r5, r4
   155f4:	mov	r0, r6
   155f8:	pop	{r4, r5, r6, lr}
   155fc:	b	152c0 <strspn@plt+0x4398>
   15600:	bl	10e5c <__errno_location@plt>
   15604:	mov	r3, #12
   15608:	str	r3, [r0]
   1560c:	mov	r0, #0
   15610:	pop	{r4, r5, r6, pc}
   15614:	push	{lr}		; (str lr, [sp, #-4]!)
   15618:	sub	sp, sp, #268	; 0x10c
   1561c:	ldr	r2, [pc, #64]	; 15664 <strspn@plt+0x473c>
   15620:	add	r1, sp, #4
   15624:	bl	15670 <strspn@plt+0x4748>
   15628:	cmp	r0, #0
   1562c:	movne	r0, #0
   15630:	bne	1565c <strspn@plt+0x4734>
   15634:	ldr	r1, [pc, #44]	; 15668 <strspn@plt+0x4740>
   15638:	add	r0, sp, #4
   1563c:	bl	10cd0 <strcmp@plt>
   15640:	cmp	r0, #0
   15644:	beq	1565c <strspn@plt+0x4734>
   15648:	ldr	r1, [pc, #28]	; 1566c <strspn@plt+0x4744>
   1564c:	add	r0, sp, #4
   15650:	bl	10cd0 <strcmp@plt>
   15654:	adds	r0, r0, #0
   15658:	movne	r0, #1
   1565c:	add	sp, sp, #268	; 0x10c
   15660:	pop	{pc}		; (ldr pc, [sp], #4)
   15664:	andeq	r0, r0, r1, lsl #2
   15668:			; <UNDEFINED> instruction: 0x000168be
   1566c:	andeq	r6, r1, r0, asr #17
   15670:	push	{r4, r5, r6, lr}
   15674:	mov	r5, r1
   15678:	mov	r1, #0
   1567c:	mov	r4, r2
   15680:	bl	10ebc <setlocale@plt>
   15684:	subs	r6, r0, #0
   15688:	bne	1569c <strspn@plt+0x4774>
   1568c:	cmp	r4, #0
   15690:	strbne	r6, [r5]
   15694:	mov	r0, #22
   15698:	pop	{r4, r5, r6, pc}
   1569c:	bl	10e50 <strlen@plt>
   156a0:	cmp	r4, r0
   156a4:	bls	156c0 <strspn@plt+0x4798>
   156a8:	add	r2, r0, #1
   156ac:	mov	r1, r6
   156b0:	mov	r0, r5
   156b4:	bl	10d18 <memcpy@plt>
   156b8:	mov	r0, #0
   156bc:	pop	{r4, r5, r6, pc}
   156c0:	cmp	r4, #0
   156c4:	beq	156e4 <strspn@plt+0x47bc>
   156c8:	sub	r4, r4, #1
   156cc:	mov	r2, r4
   156d0:	mov	r1, r6
   156d4:	mov	r0, r5
   156d8:	bl	10d18 <memcpy@plt>
   156dc:	mov	r3, #0
   156e0:	strb	r3, [r5, r4]
   156e4:	mov	r0, #34	; 0x22
   156e8:	pop	{r4, r5, r6, pc}
   156ec:	mov	r1, #0
   156f0:	b	10ebc <setlocale@plt>
   156f4:	subs	r2, r1, #1
   156f8:	bxeq	lr
   156fc:	bcc	158d4 <strspn@plt+0x49ac>
   15700:	cmp	r0, r1
   15704:	bls	158b8 <strspn@plt+0x4990>
   15708:	tst	r1, r2
   1570c:	beq	158c4 <strspn@plt+0x499c>
   15710:	clz	r3, r0
   15714:	clz	r2, r1
   15718:	sub	r3, r2, r3
   1571c:	rsbs	r3, r3, #31
   15720:	addne	r3, r3, r3, lsl #1
   15724:	mov	r2, #0
   15728:	addne	pc, pc, r3, lsl #2
   1572c:	nop			; (mov r0, r0)
   15730:	cmp	r0, r1, lsl #31
   15734:	adc	r2, r2, r2
   15738:	subcs	r0, r0, r1, lsl #31
   1573c:	cmp	r0, r1, lsl #30
   15740:	adc	r2, r2, r2
   15744:	subcs	r0, r0, r1, lsl #30
   15748:	cmp	r0, r1, lsl #29
   1574c:	adc	r2, r2, r2
   15750:	subcs	r0, r0, r1, lsl #29
   15754:	cmp	r0, r1, lsl #28
   15758:	adc	r2, r2, r2
   1575c:	subcs	r0, r0, r1, lsl #28
   15760:	cmp	r0, r1, lsl #27
   15764:	adc	r2, r2, r2
   15768:	subcs	r0, r0, r1, lsl #27
   1576c:	cmp	r0, r1, lsl #26
   15770:	adc	r2, r2, r2
   15774:	subcs	r0, r0, r1, lsl #26
   15778:	cmp	r0, r1, lsl #25
   1577c:	adc	r2, r2, r2
   15780:	subcs	r0, r0, r1, lsl #25
   15784:	cmp	r0, r1, lsl #24
   15788:	adc	r2, r2, r2
   1578c:	subcs	r0, r0, r1, lsl #24
   15790:	cmp	r0, r1, lsl #23
   15794:	adc	r2, r2, r2
   15798:	subcs	r0, r0, r1, lsl #23
   1579c:	cmp	r0, r1, lsl #22
   157a0:	adc	r2, r2, r2
   157a4:	subcs	r0, r0, r1, lsl #22
   157a8:	cmp	r0, r1, lsl #21
   157ac:	adc	r2, r2, r2
   157b0:	subcs	r0, r0, r1, lsl #21
   157b4:	cmp	r0, r1, lsl #20
   157b8:	adc	r2, r2, r2
   157bc:	subcs	r0, r0, r1, lsl #20
   157c0:	cmp	r0, r1, lsl #19
   157c4:	adc	r2, r2, r2
   157c8:	subcs	r0, r0, r1, lsl #19
   157cc:	cmp	r0, r1, lsl #18
   157d0:	adc	r2, r2, r2
   157d4:	subcs	r0, r0, r1, lsl #18
   157d8:	cmp	r0, r1, lsl #17
   157dc:	adc	r2, r2, r2
   157e0:	subcs	r0, r0, r1, lsl #17
   157e4:	cmp	r0, r1, lsl #16
   157e8:	adc	r2, r2, r2
   157ec:	subcs	r0, r0, r1, lsl #16
   157f0:	cmp	r0, r1, lsl #15
   157f4:	adc	r2, r2, r2
   157f8:	subcs	r0, r0, r1, lsl #15
   157fc:	cmp	r0, r1, lsl #14
   15800:	adc	r2, r2, r2
   15804:	subcs	r0, r0, r1, lsl #14
   15808:	cmp	r0, r1, lsl #13
   1580c:	adc	r2, r2, r2
   15810:	subcs	r0, r0, r1, lsl #13
   15814:	cmp	r0, r1, lsl #12
   15818:	adc	r2, r2, r2
   1581c:	subcs	r0, r0, r1, lsl #12
   15820:	cmp	r0, r1, lsl #11
   15824:	adc	r2, r2, r2
   15828:	subcs	r0, r0, r1, lsl #11
   1582c:	cmp	r0, r1, lsl #10
   15830:	adc	r2, r2, r2
   15834:	subcs	r0, r0, r1, lsl #10
   15838:	cmp	r0, r1, lsl #9
   1583c:	adc	r2, r2, r2
   15840:	subcs	r0, r0, r1, lsl #9
   15844:	cmp	r0, r1, lsl #8
   15848:	adc	r2, r2, r2
   1584c:	subcs	r0, r0, r1, lsl #8
   15850:	cmp	r0, r1, lsl #7
   15854:	adc	r2, r2, r2
   15858:	subcs	r0, r0, r1, lsl #7
   1585c:	cmp	r0, r1, lsl #6
   15860:	adc	r2, r2, r2
   15864:	subcs	r0, r0, r1, lsl #6
   15868:	cmp	r0, r1, lsl #5
   1586c:	adc	r2, r2, r2
   15870:	subcs	r0, r0, r1, lsl #5
   15874:	cmp	r0, r1, lsl #4
   15878:	adc	r2, r2, r2
   1587c:	subcs	r0, r0, r1, lsl #4
   15880:	cmp	r0, r1, lsl #3
   15884:	adc	r2, r2, r2
   15888:	subcs	r0, r0, r1, lsl #3
   1588c:	cmp	r0, r1, lsl #2
   15890:	adc	r2, r2, r2
   15894:	subcs	r0, r0, r1, lsl #2
   15898:	cmp	r0, r1, lsl #1
   1589c:	adc	r2, r2, r2
   158a0:	subcs	r0, r0, r1, lsl #1
   158a4:	cmp	r0, r1
   158a8:	adc	r2, r2, r2
   158ac:	subcs	r0, r0, r1
   158b0:	mov	r0, r2
   158b4:	bx	lr
   158b8:	moveq	r0, #1
   158bc:	movne	r0, #0
   158c0:	bx	lr
   158c4:	clz	r2, r1
   158c8:	rsb	r2, r2, #31
   158cc:	lsr	r0, r0, r2
   158d0:	bx	lr
   158d4:	cmp	r0, #0
   158d8:	mvnne	r0, #0
   158dc:	b	15b7c <strspn@plt+0x4c54>
   158e0:	cmp	r1, #0
   158e4:	beq	158d4 <strspn@plt+0x49ac>
   158e8:	push	{r0, r1, lr}
   158ec:	bl	156f4 <strspn@plt+0x47cc>
   158f0:	pop	{r1, r2, lr}
   158f4:	mul	r3, r2, r0
   158f8:	sub	r1, r1, r3
   158fc:	bx	lr
   15900:	cmp	r1, #0
   15904:	beq	15b10 <strspn@plt+0x4be8>
   15908:	eor	ip, r0, r1
   1590c:	rsbmi	r1, r1, #0
   15910:	subs	r2, r1, #1
   15914:	beq	15adc <strspn@plt+0x4bb4>
   15918:	movs	r3, r0
   1591c:	rsbmi	r3, r0, #0
   15920:	cmp	r3, r1
   15924:	bls	15ae8 <strspn@plt+0x4bc0>
   15928:	tst	r1, r2
   1592c:	beq	15af8 <strspn@plt+0x4bd0>
   15930:	clz	r2, r3
   15934:	clz	r0, r1
   15938:	sub	r2, r0, r2
   1593c:	rsbs	r2, r2, #31
   15940:	addne	r2, r2, r2, lsl #1
   15944:	mov	r0, #0
   15948:	addne	pc, pc, r2, lsl #2
   1594c:	nop			; (mov r0, r0)
   15950:	cmp	r3, r1, lsl #31
   15954:	adc	r0, r0, r0
   15958:	subcs	r3, r3, r1, lsl #31
   1595c:	cmp	r3, r1, lsl #30
   15960:	adc	r0, r0, r0
   15964:	subcs	r3, r3, r1, lsl #30
   15968:	cmp	r3, r1, lsl #29
   1596c:	adc	r0, r0, r0
   15970:	subcs	r3, r3, r1, lsl #29
   15974:	cmp	r3, r1, lsl #28
   15978:	adc	r0, r0, r0
   1597c:	subcs	r3, r3, r1, lsl #28
   15980:	cmp	r3, r1, lsl #27
   15984:	adc	r0, r0, r0
   15988:	subcs	r3, r3, r1, lsl #27
   1598c:	cmp	r3, r1, lsl #26
   15990:	adc	r0, r0, r0
   15994:	subcs	r3, r3, r1, lsl #26
   15998:	cmp	r3, r1, lsl #25
   1599c:	adc	r0, r0, r0
   159a0:	subcs	r3, r3, r1, lsl #25
   159a4:	cmp	r3, r1, lsl #24
   159a8:	adc	r0, r0, r0
   159ac:	subcs	r3, r3, r1, lsl #24
   159b0:	cmp	r3, r1, lsl #23
   159b4:	adc	r0, r0, r0
   159b8:	subcs	r3, r3, r1, lsl #23
   159bc:	cmp	r3, r1, lsl #22
   159c0:	adc	r0, r0, r0
   159c4:	subcs	r3, r3, r1, lsl #22
   159c8:	cmp	r3, r1, lsl #21
   159cc:	adc	r0, r0, r0
   159d0:	subcs	r3, r3, r1, lsl #21
   159d4:	cmp	r3, r1, lsl #20
   159d8:	adc	r0, r0, r0
   159dc:	subcs	r3, r3, r1, lsl #20
   159e0:	cmp	r3, r1, lsl #19
   159e4:	adc	r0, r0, r0
   159e8:	subcs	r3, r3, r1, lsl #19
   159ec:	cmp	r3, r1, lsl #18
   159f0:	adc	r0, r0, r0
   159f4:	subcs	r3, r3, r1, lsl #18
   159f8:	cmp	r3, r1, lsl #17
   159fc:	adc	r0, r0, r0
   15a00:	subcs	r3, r3, r1, lsl #17
   15a04:	cmp	r3, r1, lsl #16
   15a08:	adc	r0, r0, r0
   15a0c:	subcs	r3, r3, r1, lsl #16
   15a10:	cmp	r3, r1, lsl #15
   15a14:	adc	r0, r0, r0
   15a18:	subcs	r3, r3, r1, lsl #15
   15a1c:	cmp	r3, r1, lsl #14
   15a20:	adc	r0, r0, r0
   15a24:	subcs	r3, r3, r1, lsl #14
   15a28:	cmp	r3, r1, lsl #13
   15a2c:	adc	r0, r0, r0
   15a30:	subcs	r3, r3, r1, lsl #13
   15a34:	cmp	r3, r1, lsl #12
   15a38:	adc	r0, r0, r0
   15a3c:	subcs	r3, r3, r1, lsl #12
   15a40:	cmp	r3, r1, lsl #11
   15a44:	adc	r0, r0, r0
   15a48:	subcs	r3, r3, r1, lsl #11
   15a4c:	cmp	r3, r1, lsl #10
   15a50:	adc	r0, r0, r0
   15a54:	subcs	r3, r3, r1, lsl #10
   15a58:	cmp	r3, r1, lsl #9
   15a5c:	adc	r0, r0, r0
   15a60:	subcs	r3, r3, r1, lsl #9
   15a64:	cmp	r3, r1, lsl #8
   15a68:	adc	r0, r0, r0
   15a6c:	subcs	r3, r3, r1, lsl #8
   15a70:	cmp	r3, r1, lsl #7
   15a74:	adc	r0, r0, r0
   15a78:	subcs	r3, r3, r1, lsl #7
   15a7c:	cmp	r3, r1, lsl #6
   15a80:	adc	r0, r0, r0
   15a84:	subcs	r3, r3, r1, lsl #6
   15a88:	cmp	r3, r1, lsl #5
   15a8c:	adc	r0, r0, r0
   15a90:	subcs	r3, r3, r1, lsl #5
   15a94:	cmp	r3, r1, lsl #4
   15a98:	adc	r0, r0, r0
   15a9c:	subcs	r3, r3, r1, lsl #4
   15aa0:	cmp	r3, r1, lsl #3
   15aa4:	adc	r0, r0, r0
   15aa8:	subcs	r3, r3, r1, lsl #3
   15aac:	cmp	r3, r1, lsl #2
   15ab0:	adc	r0, r0, r0
   15ab4:	subcs	r3, r3, r1, lsl #2
   15ab8:	cmp	r3, r1, lsl #1
   15abc:	adc	r0, r0, r0
   15ac0:	subcs	r3, r3, r1, lsl #1
   15ac4:	cmp	r3, r1
   15ac8:	adc	r0, r0, r0
   15acc:	subcs	r3, r3, r1
   15ad0:	cmp	ip, #0
   15ad4:	rsbmi	r0, r0, #0
   15ad8:	bx	lr
   15adc:	teq	ip, r0
   15ae0:	rsbmi	r0, r0, #0
   15ae4:	bx	lr
   15ae8:	movcc	r0, #0
   15aec:	asreq	r0, ip, #31
   15af0:	orreq	r0, r0, #1
   15af4:	bx	lr
   15af8:	clz	r2, r1
   15afc:	rsb	r2, r2, #31
   15b00:	cmp	ip, #0
   15b04:	lsr	r0, r3, r2
   15b08:	rsbmi	r0, r0, #0
   15b0c:	bx	lr
   15b10:	cmp	r0, #0
   15b14:	mvngt	r0, #-2147483648	; 0x80000000
   15b18:	movlt	r0, #-2147483648	; 0x80000000
   15b1c:	b	15b7c <strspn@plt+0x4c54>
   15b20:	cmp	r1, #0
   15b24:	beq	15b10 <strspn@plt+0x4be8>
   15b28:	push	{r0, r1, lr}
   15b2c:	bl	15908 <strspn@plt+0x49e0>
   15b30:	pop	{r1, r2, lr}
   15b34:	mul	r3, r2, r0
   15b38:	sub	r1, r1, r3
   15b3c:	bx	lr
   15b40:	cmp	r3, #0
   15b44:	cmpeq	r2, #0
   15b48:	bne	15b60 <strspn@plt+0x4c38>
   15b4c:	cmp	r1, #0
   15b50:	cmpeq	r0, #0
   15b54:	mvnne	r1, #0
   15b58:	mvnne	r0, #0
   15b5c:	b	15b7c <strspn@plt+0x4c54>
   15b60:	sub	sp, sp, #8
   15b64:	push	{sp, lr}
   15b68:	bl	15b8c <strspn@plt+0x4c64>
   15b6c:	ldr	lr, [sp, #4]
   15b70:	add	sp, sp, #8
   15b74:	pop	{r2, r3}
   15b78:	bx	lr
   15b7c:	push	{r1, lr}
   15b80:	mov	r0, #8
   15b84:	bl	10cc4 <raise@plt>
   15b88:	pop	{r1, pc}
   15b8c:	cmp	r1, r3
   15b90:	push	{r4, r5, r6, r7, r8, r9, lr}
   15b94:	cmpeq	r0, r2
   15b98:	mov	r4, r0
   15b9c:	mov	r5, r1
   15ba0:	ldr	r9, [sp, #28]
   15ba4:	movcc	r0, #0
   15ba8:	movcc	r1, #0
   15bac:	bcc	15ca4 <strspn@plt+0x4d7c>
   15bb0:	cmp	r3, #0
   15bb4:	clzeq	ip, r2
   15bb8:	clzne	ip, r3
   15bbc:	addeq	ip, ip, #32
   15bc0:	cmp	r5, #0
   15bc4:	clzeq	r1, r4
   15bc8:	addeq	r1, r1, #32
   15bcc:	clzne	r1, r5
   15bd0:	sub	ip, ip, r1
   15bd4:	sub	lr, ip, #32
   15bd8:	lsl	r7, r3, ip
   15bdc:	rsb	r8, ip, #32
   15be0:	orr	r7, r7, r2, lsl lr
   15be4:	orr	r7, r7, r2, lsr r8
   15be8:	lsl	r6, r2, ip
   15bec:	cmp	r5, r7
   15bf0:	cmpeq	r4, r6
   15bf4:	movcc	r0, #0
   15bf8:	movcc	r1, #0
   15bfc:	bcc	15c18 <strspn@plt+0x4cf0>
   15c00:	mov	r3, #1
   15c04:	subs	r4, r4, r6
   15c08:	lsl	r1, r3, lr
   15c0c:	lsl	r0, r3, ip
   15c10:	orr	r1, r1, r3, lsr r8
   15c14:	sbc	r5, r5, r7
   15c18:	cmp	ip, #0
   15c1c:	beq	15ca4 <strspn@plt+0x4d7c>
   15c20:	lsrs	r3, r7, #1
   15c24:	rrx	r2, r6
   15c28:	mov	r6, ip
   15c2c:	b	15c50 <strspn@plt+0x4d28>
   15c30:	subs	r4, r4, r2
   15c34:	sbc	r5, r5, r3
   15c38:	adds	r4, r4, r4
   15c3c:	adc	r5, r5, r5
   15c40:	adds	r4, r4, #1
   15c44:	adc	r5, r5, #0
   15c48:	subs	r6, r6, #1
   15c4c:	beq	15c6c <strspn@plt+0x4d44>
   15c50:	cmp	r5, r3
   15c54:	cmpeq	r4, r2
   15c58:	bcs	15c30 <strspn@plt+0x4d08>
   15c5c:	adds	r4, r4, r4
   15c60:	adc	r5, r5, r5
   15c64:	subs	r6, r6, #1
   15c68:	bne	15c50 <strspn@plt+0x4d28>
   15c6c:	lsr	r6, r4, ip
   15c70:	lsr	r7, r5, ip
   15c74:	orr	r6, r6, r5, lsl r8
   15c78:	adds	r2, r0, r4
   15c7c:	orr	r6, r6, r5, lsr lr
   15c80:	adc	r3, r1, r5
   15c84:	lsl	r1, r7, ip
   15c88:	orr	r1, r1, r6, lsl lr
   15c8c:	lsl	r0, r6, ip
   15c90:	orr	r1, r1, r6, lsr r8
   15c94:	subs	r0, r2, r0
   15c98:	mov	r4, r6
   15c9c:	mov	r5, r7
   15ca0:	sbc	r1, r3, r1
   15ca4:	cmp	r9, #0
   15ca8:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   15cac:	strd	r4, [r9]
   15cb0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15cb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15cb8:	mov	r7, r0
   15cbc:	ldr	r6, [pc, #72]	; 15d0c <strspn@plt+0x4de4>
   15cc0:	ldr	r5, [pc, #72]	; 15d10 <strspn@plt+0x4de8>
   15cc4:	add	r6, pc, r6
   15cc8:	add	r5, pc, r5
   15ccc:	sub	r6, r6, r5
   15cd0:	mov	r8, r1
   15cd4:	mov	r9, r2
   15cd8:	bl	10c8c <calloc@plt-0x20>
   15cdc:	asrs	r6, r6, #2
   15ce0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15ce4:	mov	r4, #0
   15ce8:	add	r4, r4, #1
   15cec:	ldr	r3, [r5], #4
   15cf0:	mov	r2, r9
   15cf4:	mov	r1, r8
   15cf8:	mov	r0, r7
   15cfc:	blx	r3
   15d00:	cmp	r6, r4
   15d04:	bne	15ce8 <strspn@plt+0x4dc0>
   15d08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d0c:	andeq	r1, r1, r4, asr #4
   15d10:	andeq	r1, r1, ip, lsr r2
   15d14:	bx	lr
   15d18:	ldr	r3, [pc, #12]	; 15d2c <strspn@plt+0x4e04>
   15d1c:	mov	r1, #0
   15d20:	add	r3, pc, r3
   15d24:	ldr	r2, [r3]
   15d28:	b	10e68 <__cxa_atexit@plt>
   15d2c:	andeq	r1, r1, r4, asr #7
   15d30:	mov	r2, r1
   15d34:	mov	r1, r0
   15d38:	mov	r0, #3
   15d3c:	b	10eec <__xstat64@plt>

Disassembly of section .fini:

00015d40 <.fini>:
   15d40:	push	{r3, lr}
   15d44:	pop	{r3, pc}
