clear all
clc
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%Calculo EEEW,EEEWD e EEEWpu
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
load 1Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p1_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p1_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p2_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p2_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p3_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p3_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p4_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p4_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p5_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p5_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p6_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p6_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p7_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p7_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p8_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p8_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p9_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p9_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p10_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p10_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p11_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p11_BT sEt_PU EEEW_PU; clear all

load 1Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 1dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 2Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 2dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 3Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 3dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 4Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 4dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 5Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 5dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 6Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 6dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 7Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 7dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 8Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 8dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 9Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 9dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 10Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 10dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 11Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 11dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 12Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 12dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 13Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 13dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 14Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 14dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 15Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 15dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 16Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 16dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 17Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 17dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 18Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 18dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 19Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 19dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 20Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 20dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 21Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 21dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 22Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 22dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 23Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 23dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 24Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 24dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 25Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 25dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 26Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 26dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 27Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 27dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 28Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 28dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 29Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 29dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 30Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 30dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 31Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 31dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 32Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 32dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 33Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 33dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 34Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 34dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 35Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 35dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 36Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 36dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 37Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 37dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all 
load 38Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 38dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 39Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 39dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 40Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 40dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 41Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 41dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 42Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 42dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 43Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 43dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 44Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 44dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all
load 45Falta_Ramal_3_PMSG_p12_BT.mat; [sEt_PU,EEEW_PU] = EEEW(Ia,Ib,Ic,I0); save 45dc_Ramal_3_PMSG_p12_BT sEt_PU EEEW_PU; clear all

disp('Clculo Finalizado...')