git clone --depth 1 --no-tags https://github.com/jgesc/VerilogTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310399673
git clone --depth 1 --no-tags https://github.com/AliRezaBeigy/FullAdder64Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305513481
git clone --depth 1 --no-tags https://github.com/Sciencethebird/DLAB_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307040092
git clone --depth 1 --no-tags https://github.com/code-by-jin/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304506085
git clone --depth 1 --no-tags https://github.com/PaulMCarrillo/ProjectLab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303002529
git clone --depth 1 --no-tags https://github.com/nel417/Random_Hello_Worlds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310977637
git clone --depth 1 --no-tags https://github.com/sethi-bhumika/FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312058442
git clone --depth 1 --no-tags https://github.com/erinjense/Digital-Logic-Collection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306223581
git clone --depth 1 --no-tags https://github.com/yaoyaolll/MDEMRT_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307891766
git clone --depth 1 --no-tags https://github.com/kkeevin123456/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311872960
git clone --depth 1 --no-tags https://github.com/erfan-kanani/ArchitechtureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311392622
git clone --depth 1 --no-tags https://github.com/Ian2123/4Bit-Adder_Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307521768
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/Pong_p_chu-_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308366423
git clone --depth 1 --no-tags https://github.com/kasiim/CTF-Write-Ups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309124156
git clone --depth 1 --no-tags https://github.com/dominic-meads/iCEcube2-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309460072
git clone --depth 1 --no-tags https://github.com/Chennex/Ethernet-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310025316
git clone --depth 1 --no-tags https://github.com/salmasoliman23/RISC-V-Single-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307860369
git clone --depth 1 --no-tags https://github.com/curtoalessio/isa16_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305328775
git clone --depth 1 --no-tags https://github.com/ippond/cordic_angle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306841451
git clone --depth 1 --no-tags https://github.com/m-bassiri/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309038020
git clone --depth 1 --no-tags https://github.com/RutujaGogulwar/Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309647474
git clone --depth 1 --no-tags https://github.com/jzhang38/FPGA_Snake_Game_Using_16bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310598185
git clone --depth 1 --no-tags https://github.com/Amoschen9/code_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303937540
git clone --depth 1 --no-tags https://github.com/rosta99/BlackParrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307836547
git clone --depth 1 --no-tags https://github.com/mmoshiurr/Obf_benchmarks_CAD4Assurance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310676140
git clone --depth 1 --no-tags https://github.com/amitb9296/Division-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306228733
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_skeleton_fa20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306480341
git clone --depth 1 --no-tags https://github.com/pedromiguelcp/Hadware_Convolutional-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304068744
git clone --depth 1 --no-tags https://github.com/GustavoBarbaro/Zeus-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307441880
git clone --depth 1 --no-tags https://github.com/washli/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310973389
git clone --depth 1 --no-tags https://github.com/RohanSahaTurai/MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308151218
git clone --depth 1 --no-tags https://github.com/Archfx/V2G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303806217
git clone --depth 1 --no-tags https://github.com/eingkim/Multipliacation_Division_ofGaloisField_usingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308575805
git clone --depth 1 --no-tags https://github.com/ANWESH009/TiburonInduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302851564
git clone --depth 1 --no-tags https://github.com/gbruner7607/Cache_Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307801716
git clone --depth 1 --no-tags https://github.com/ankursah5/SCL-EICT-Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305571089
git clone --depth 1 --no-tags https://github.com/Rishav0037/fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307756323
git clone --depth 1 --no-tags https://github.com/Oleg-Sokolovskiy/CAlabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308351758
git clone --depth 1 --no-tags https://github.com/berrkgulerr/Single-Error-Correcing-Memory-and-Pharmacy-Entry-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308420851
git clone --depth 1 --no-tags https://github.com/berrkgulerr/2FA-2-Factor-Authentication-Key-Fob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308421287
git clone --depth 1 --no-tags https://github.com/Mayank-Parasar/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307574918
git clone --depth 1 --no-tags https://github.com/yaoyunqian/zxcvbnm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308006698
git clone --depth 1 --no-tags https://github.com/lazbaphilipp/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308036755
git clone --depth 1 --no-tags https://github.com/PsaoFlamand/Verilog_32Bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309247932
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Laboratorio9_JV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308936878
git clone --depth 1 --no-tags https://github.com/JulioAv/Proyecto-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303226102
git clone --depth 1 --no-tags https://github.com/vmazashvili/HW4-Instr-Data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303193687
git clone --depth 1 --no-tags https://github.com/god19260/Cajero_Automatico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303289345
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_tarea2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302522562
git clone --depth 1 --no-tags https://github.com/n-wagner/Digital-Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302530021
git clone --depth 1 --no-tags https://github.com/nil42/parallel_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303634043
git clone --depth 1 --no-tags https://github.com/JWIGGS/AwesomeLogicUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309987481
git clone --depth 1 --no-tags https://github.com/ZenoRobotics/UART_TX_RX_User_Defined_Packet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309844608
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305261012
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305260240
git clone --depth 1 --no-tags https://github.com/iakshat/coa-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306251405
git clone --depth 1 --no-tags https://github.com/Sandalphon-saber/snic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306026283
git clone --depth 1 --no-tags https://github.com/nkujch/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306244815
git clone --depth 1 --no-tags https://github.com/qkrz/alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306243897
git clone --depth 1 --no-tags https://github.com/tran-nick/verilog_laboratories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306489416
git clone --depth 1 --no-tags https://github.com/cpuex2020-3/fib-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304627133
git clone --depth 1 --no-tags https://github.com/vmazashvili/Mealy-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304779590
git clone --depth 1 --no-tags https://github.com/ackamal/cse141l-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307207184
git clone --depth 1 --no-tags https://github.com/kendimce/i2c_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311804775
git clone --depth 1 --no-tags https://github.com/IvyCharon/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311080374
git clone --depth 1 --no-tags https://github.com/ruolin0507/gf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310294730
git clone --depth 1 --no-tags https://github.com/bryaniiiii/Com-Struct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310412901
git clone --depth 1 --no-tags https://github.com/CartonSta/processor-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311545317
git clone --depth 1 --no-tags https://github.com/RebeccaPan/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311554314
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310622173
git clone --depth 1 --no-tags https://github.com/men18023/Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310970755
git clone --depth 1 --no-tags https://github.com/sai-palisetti/SAADI-EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304820087
git clone --depth 1 --no-tags https://github.com/jwrr/mean2verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304864779
git clone --depth 1 --no-tags https://github.com/arvin2079/verilog-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305116898
git clone --depth 1 --no-tags https://github.com/mattliu123/Digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305106799
git clone --depth 1 --no-tags https://github.com/GabrielGiurgica/8-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305124259
git clone --depth 1 --no-tags https://github.com/BakhtiyarIssin/Intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302585758
git clone --depth 1 --no-tags https://github.com/prasannaHWDevelopment/Synthesizable_HDL_CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302790262
git clone --depth 1 --no-tags https://github.com/makifozkanoglu/CNN_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305985205
git clone --depth 1 --no-tags https://github.com/PolarWizard/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305579249
git clone --depth 1 --no-tags https://github.com/Aravindan98/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306219271
git clone --depth 1 --no-tags https://github.com/DanRWyg/5-Stage-Pipeline-Processor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306105304
git clone --depth 1 --no-tags https://github.com/Sangmin-Jeon/Verilog_HDL-Timer-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307548585
git clone --depth 1 --no-tags https://github.com/aaryaapg/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306648116
git clone --depth 1 --no-tags https://github.com/kjm8374/Audio-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306733100
git clone --depth 1 --no-tags https://github.com/yazetsepu/ArquiPhase3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306708449
git clone --depth 1 --no-tags https://github.com/motaz007/Verilog_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306842245
git clone --depth 1 --no-tags https://github.com/Rishav0037/halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306357700
git clone --depth 1 --no-tags https://github.com/brunoflores/cmod-a7-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306503004
git clone --depth 1 --no-tags https://github.com/yusuke-matsunaga/afsyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306373024
git clone --depth 1 --no-tags https://github.com/Wild-Queue/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304350416
git clone --depth 1 --no-tags https://github.com/Jake-Rice/fpga_seven_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304374965
git clone --depth 1 --no-tags https://github.com/18520597-DiemNgoc/Counter8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302813580
git clone --depth 1 --no-tags https://github.com/jotoak/TFE4152.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304600378
git clone --depth 1 --no-tags https://github.com/wxl939/vout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311061231
git clone --depth 1 --no-tags https://github.com/kshitij3199/verilog_bits_paper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311114392
git clone --depth 1 --no-tags https://github.com/gar19421/Lab-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310991909
