Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 17:38:50 2023
| Host         : William running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     228         
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (632)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (632)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[7][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[8][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: arrows_com/arrows_temp_reg[9][8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: clock1/fast_clk_temp_reg/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: clock1/onehz_clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: controlvga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: controlvga/r_25MHz_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: controlvga/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.854        0.000                      0                  260        0.098        0.000                      0                  260        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.080        0.000                      0                  236        0.098        0.000                      0                  236        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.854        0.000                      0                   24        1.687        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.932ns (22.029%)  route 3.299ns (77.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.874     9.317    clock1/onehz_clk_temp
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.436    14.777    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    clock1/onehz_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.932ns (22.029%)  route 3.299ns (77.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.874     9.317    clock1/onehz_clk_temp
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.436    14.777    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    clock1/onehz_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.932ns (22.029%)  route 3.299ns (77.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.874     9.317    clock1/onehz_clk_temp
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.436    14.777    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    clock1/onehz_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.932ns (22.036%)  route 3.297ns (77.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.873     9.316    clock1/onehz_clk_temp
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.932ns (22.036%)  route 3.297ns (77.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.873     9.316    clock1/onehz_clk_temp
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.932ns (22.036%)  route 3.297ns (77.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.873     9.316    clock1/onehz_clk_temp
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.932ns (22.036%)  route 3.297ns (77.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.873     9.316    clock1/onehz_clk_temp
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.932ns (22.801%)  route 3.156ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.731     9.174    clock1/onehz_clk_temp
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.932ns (22.801%)  route 3.156ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.731     9.174    clock1/onehz_clk_temp
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 clock1/onehz_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.932ns (22.801%)  route 3.156ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.565     5.086    clock1/CLK
    SLICE_X39Y45         FDRE                                         r  clock1/onehz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock1/onehz_count_reg[0]/Q
                         net (fo=3, routed)           1.773     7.315    clock1/onehz_count[0]
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.465 r  clock1/onehz_count[31]_i_2/O
                         net (fo=1, routed)           0.652     8.117    clock1/onehz_count[31]_i_2_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326     8.443 r  clock1/onehz_count[31]_i_1/O
                         net (fo=33, routed)          0.731     9.174    clock1/onehz_clk_temp
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    clock1/CLK
    SLICE_X38Y48         FDRE                                         r  clock1/onehz_count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock1/onehz_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clock1/onehz_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/onehz_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/onehz_count[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/onehz_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/onehz_count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clock1/onehz_count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.946    clock1/p_1_in[29]
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.958    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/onehz_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clock1/onehz_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/onehz_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/onehz_count[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/onehz_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/onehz_count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clock1/onehz_count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.959    clock1/p_1_in[31]
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.958    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/onehz_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clock1/onehz_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/onehz_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    clock1/CLK
    SLICE_X38Y49         FDRE                                         r  clock1/onehz_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/onehz_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/onehz_count[27]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/onehz_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/onehz_count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clock1/onehz_count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.982    clock1/p_1_in[30]
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.830     1.958    clock1/CLK
    SLICE_X38Y50         FDRE                                         r  clock1/onehz_count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/onehz_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reset_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.587     1.470    reset_btn/CLK
    SLICE_X3Y67          FDRE                                         r  reset_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reset_btn/counter_reg[0]/Q
                         net (fo=8, routed)           0.098     1.710    reset_btn/counter_reg[0]
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  reset_btn/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    reset_btn/p_0_in__1[5]
    SLICE_X2Y67          FDRE                                         r  reset_btn/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.983    reset_btn/CLK
    SLICE_X2Y67          FDRE                                         r  reset_btn/counter_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     1.604    reset_btn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 down_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    down_btn/CLK
    SLICE_X0Y41          FDRE                                         r  down_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  down_btn/counter_reg[0]/Q
                         net (fo=8, routed)           0.098     1.716    down_btn/counter_reg[0]
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  down_btn/counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.761    down_btn/p_0_in__3[5]
    SLICE_X1Y41          FDRE                                         r  down_btn/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    down_btn/CLK
    SLICE_X1Y41          FDRE                                         r  down_btn/counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.582    down_btn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 left_btn/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_btn/debounce_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.590     1.473    left_btn/CLK
    SLICE_X7Y37          FDRE                                         r  left_btn/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  left_btn/counter_reg[1]/Q
                         net (fo=7, routed)           0.131     1.745    left_btn/counter_reg[1]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  left_btn/debounce_temp_i_1__2/O
                         net (fo=1, routed)           0.000     1.790    left_btn/debounce_temp_i_1__2_n_0
    SLICE_X6Y37          FDRE                                         r  left_btn/debounce_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.860     1.987    left_btn/CLK
    SLICE_X6Y37          FDRE                                         r  left_btn/debounce_temp_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.120     1.606    left_btn/debounce_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 right_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_btn/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.041%)  route 0.151ns (41.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.595     1.478    right_btn/CLK
    SLICE_X2Y43          FDRE                                         r  right_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  right_btn/counter_reg[0]/Q
                         net (fo=8, routed)           0.151     1.793    right_btn/counter_reg[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  right_btn/counter[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.838    right_btn/p_0_in__5[5]
    SLICE_X2Y44          FDRE                                         r  right_btn/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.866     1.993    right_btn/CLK
    SLICE_X2Y44          FDRE                                         r  right_btn/counter_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121     1.615    right_btn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 down_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/debounce_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    down_btn/CLK
    SLICE_X0Y41          FDRE                                         r  down_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  down_btn/counter_reg[0]/Q
                         net (fo=8, routed)           0.152     1.770    down_btn/counter_reg[0]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  down_btn/debounce_temp_i_1__1/O
                         net (fo=1, routed)           0.000     1.815    down_btn/debounce_temp_i_1__1_n_0
    SLICE_X1Y40          FDRE                                         r  down_btn/debounce_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    down_btn/CLK
    SLICE_X1Y40          FDRE                                         r  down_btn/debounce_temp_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.091     1.584    down_btn/debounce_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 up_btn/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_btn/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.476    up_btn/CLK
    SLICE_X2Y39          FDRE                                         r  up_btn/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  up_btn/counter_reg[5]/Q
                         net (fo=3, routed)           0.149     1.789    up_btn/counter_reg[5]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  up_btn/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    up_btn/p_0_in__2[5]
    SLICE_X2Y39          FDRE                                         r  up_btn/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    up_btn/CLK
    SLICE_X2Y39          FDRE                                         r  up_btn/counter_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.597    up_btn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 up_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_btn/debounce_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    up_btn/CLK
    SLICE_X1Y40          FDRE                                         r  up_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  up_btn/debounce_temp_reg/Q
                         net (fo=5, routed)           0.145     1.764    up_btn/up_state
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  up_btn/debounce_temp_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    up_btn/debounce_temp_i_1__0_n_0
    SLICE_X1Y40          FDRE                                         r  up_btn/debounce_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.865     1.992    up_btn/CLK
    SLICE_X1Y40          FDRE                                         r  up_btn/debounce_temp_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092     1.569    up_btn/debounce_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    rgb_reg_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    rgb_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.456ns (8.070%)  route 5.194ns (91.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         5.194    10.785    controlvga/rst_state
    SLICE_X2Y36          FDCE                                         f  controlvga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    controlvga/CLK
    SLICE_X2Y36          FDCE                                         r  controlvga/r_25MHz_reg[1]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.361    14.639    controlvga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.456ns (8.070%)  route 5.194ns (91.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         5.194    10.785    controlvga/rst_state
    SLICE_X2Y36          FDCE                                         f  controlvga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.514    14.855    controlvga/CLK
    SLICE_X2Y36          FDCE                                         r  controlvga/r_25MHz_reg[0]/C
                         clock pessimism              0.180    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X2Y36          FDCE (Recov_fdce_C_CLR)     -0.319    14.681    controlvga/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.456ns (8.431%)  route 4.953ns (91.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.953    10.544    controlvga/rst_state
    SLICE_X12Y37         FDCE                                         f  controlvga/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.446    14.787    controlvga/CLK
    SLICE_X12Y37         FDCE                                         r  controlvga/v_sync_reg_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X12Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    controlvga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.743    10.334    controlvga/rst_state
    SLICE_X13Y41         FDCE                                         f  controlvga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y41         FDCE                                         r  controlvga/v_count_reg_reg[1]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.743    10.334    controlvga/rst_state
    SLICE_X13Y41         FDCE                                         f  controlvga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y41         FDCE                                         r  controlvga/v_count_reg_reg[2]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.456ns (8.770%)  route 4.743ns (91.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.743    10.334    controlvga/rst_state
    SLICE_X13Y41         FDCE                                         f  controlvga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y41         FDCE                                         r  controlvga/v_count_reg_reg[3]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.456ns (9.015%)  route 4.602ns (90.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.602    10.193    controlvga/rst_state
    SLICE_X13Y42         FDCE                                         f  controlvga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y42         FDCE                                         r  controlvga/h_count_reg_reg[0]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.456ns (9.015%)  route 4.602ns (90.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.602    10.193    controlvga/rst_state
    SLICE_X13Y42         FDCE                                         f  controlvga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y42         FDCE                                         r  controlvga/h_count_reg_reg[1]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.456ns (9.015%)  route 4.602ns (90.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.602    10.193    controlvga/rst_state
    SLICE_X13Y42         FDCE                                         f  controlvga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y42         FDCE                                         r  controlvga/h_count_reg_reg[2]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.456ns (9.015%)  route 4.602ns (90.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.614     5.135    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.456     5.591 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         4.602    10.193    controlvga/rst_state
    SLICE_X13Y42         FDCE                                         f  controlvga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.449    14.790    controlvga/CLK
    SLICE_X13Y42         FDCE                                         r  controlvga/h_count_reg_reg[3]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.530    controlvga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.141ns (7.517%)  route 1.735ns (92.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         1.735     3.344    controlvga/rst_state
    SLICE_X1Y45          FDCE                                         f  controlvga/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.866     1.993    controlvga/CLK
    SLICE_X1Y45          FDCE                                         r  controlvga/h_sync_reg_reg/C
                         clock pessimism             -0.244     1.749    
    SLICE_X1Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.657    controlvga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.283%)  route 1.795ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         1.795     3.404    controlvga/rst_state
    SLICE_X9Y46          FDCE                                         f  controlvga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X9Y46          FDCE                                         r  controlvga/h_count_reg_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    controlvga/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.283%)  route 1.795ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         1.795     3.404    controlvga/rst_state
    SLICE_X9Y46          FDCE                                         f  controlvga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X9Y46          FDCE                                         r  controlvga/h_count_reg_reg[7]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    controlvga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.283%)  route 1.795ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         1.795     3.404    controlvga/rst_state
    SLICE_X9Y46          FDCE                                         f  controlvga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X9Y46          FDCE                                         r  controlvga/h_count_reg_reg[8]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    controlvga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.141ns (7.283%)  route 1.795ns (92.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         1.795     3.404    controlvga/rst_state
    SLICE_X9Y46          FDCE                                         f  controlvga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X9Y46          FDCE                                         r  controlvga/h_count_reg_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.627    controlvga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.141ns (6.569%)  route 2.006ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         2.006     3.615    controlvga/rst_state
    SLICE_X12Y45         FDCE                                         f  controlvga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X12Y45         FDCE                                         r  controlvga/v_count_reg_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    controlvga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.141ns (6.569%)  route 2.006ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         2.006     3.615    controlvga/rst_state
    SLICE_X12Y45         FDCE                                         f  controlvga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X12Y45         FDCE                                         r  controlvga/v_count_reg_reg[5]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    controlvga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.141ns (6.569%)  route 2.006ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         2.006     3.615    controlvga/rst_state
    SLICE_X12Y45         FDCE                                         f  controlvga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X12Y45         FDCE                                         r  controlvga/v_count_reg_reg[6]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    controlvga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.141ns (6.569%)  route 2.006ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         2.006     3.615    controlvga/rst_state
    SLICE_X12Y45         FDCE                                         f  controlvga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X12Y45         FDCE                                         r  controlvga/v_count_reg_reg[7]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    controlvga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 reset_btn/debounce_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controlvga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.141ns (6.569%)  route 2.006ns (93.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    reset_btn/CLK
    SLICE_X4Y67          FDRE                                         r  reset_btn/debounce_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_btn/debounce_temp_reg/Q
                         net (fo=168, routed)         2.006     3.615    controlvga/rst_state
    SLICE_X12Y45         FDCE                                         f  controlvga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_pin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_pin_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    controlvga/CLK
    SLICE_X12Y45         FDCE                                         r  controlvga/v_count_reg_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    controlvga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  1.963    





