{
    "@graph": [
        {
            "@id": "gnd:4027242-4",
            "sameAs": "Integrierte Schaltung"
        },
        {
            "@id": "gnd:4179389-4",
            "sameAs": "Schaltungsentwurf"
        },
        {
            "@id": "gnd:4204530-7",
            "sameAs": "Nanostruktur"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1773889575",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource(XI, 242 p.)",
            "creator": [
                "Mo, Fan",
                "Brayton, Robert K."
            ],
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(ppn)1773889575",
                "(doi)10.1007/b117043",
                "(firstid)KEP:038935805",
                "(isbn13)9781402080418"
            ],
            "publisher": "Imprint: Springer",
            "http://purl.org/dc/elements/1.1/subject": [
                "(classificationName=loc)TK7874",
                "Electronic circuits.",
                "Computer-aided engineering.",
                "Electrical engineering.",
                "Systems engineering",
                "Engineering",
                "Computer aided design",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=ddc)621.3815"
            ],
            "title": "Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design",
            "abstract": [
                "Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design discusses new approaches to better timing-closure and manufacturability of DSM Integrated Circuits. The key idea presented is the use of regular circuit and interconnect structures such that area/delay can be predicted with high accuracy. The co-design of structures and algorithms allows great opportunities for achieving better final results, thus closing the gap between IC and CAD designers. The regularities also provide simpler and possibly better manufacturability. In this book we present not only algorithms for solving particular sub-problems but also systematic ways of organizing different algorithms in a flow to solve the design problem as a whole. A timing-driven chip design flow is developed based on the new structures and their design algorithms, which produces faster chips in a shorter time.",
                "Preliminaries -- Circuit Structures -- Block-Level Placement and Routing -- The Module-Based Design Flow -- Conclusion."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-ENG"
            ],
            "issued": "2004",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "subject": [
                "gnd:4179389-4",
                "gnd:4027242-4",
                "gnd:4204530-7"
            ],
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9781402080418.pdf",
            "isLike": "doi:10.1007/b117043",
            "P60163": "New York, NY"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "license": "http://purl.org/dc/terms/license",
        "abstract": "http://purl.org/dc/terms/abstract",
        "issued": "http://purl.org/dc/terms/issued",
        "subject": {
            "@id": "http://purl.org/dc/terms/subject",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "description": "http://purl.org/dc/elements/1.1/description",
        "contributor": "http://purl.org/dc/terms/contributor",
        "title": "http://purl.org/dc/elements/1.1/title",
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}