{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699262988340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262988340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:29:48 2023 " "Processing started: Mon Nov 06 16:29:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262988340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262988340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262988340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699262988714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699262988714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000576 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_accelerometer_adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_accelerometer_adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_accelerometer_adxl345-behavior " "Found design unit 1: pmod_accelerometer_adxl345-behavior" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000577 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_accelerometer_adxl345 " "Found entity 1: pmod_accelerometer_adxl345" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_project_Ball-MAX_10 " "Found design unit 1: Mini_project_Ball-MAX_10" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000579 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_project_Ball " "Found entity 1: Mini_project_Ball" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000581 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_project_Ball " "Elaborating entity \"Mini_project_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699263000619 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED_1 Mini_project_Ball.vhd(28) " "VHDL Signal Declaration warning at Mini_project_Ball.vhd(28): used explicit default value for signal \"LED_1\" because signal was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699263000620 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selec Mini_project_Ball.vhd(37) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(37): object \"selec\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699263000621 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zzz Mini_project_Ball.vhd(55) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(55): object \"zzz\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699263000621 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Seclector Mini_project_Ball.vhd(93) " "VHDL Process Statement warning at Mini_project_Ball.vhd(93): signal \"Seclector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699263000621 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "R Mini_project_Ball.vhd(242) " "VHDL Variable Declaration warning at Mini_project_Ball.vhd(242): used initial value expression for variable \"R\" because variable was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 242 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699263000624 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_x Mini_project_Ball.vhd(394) " "VHDL Process Statement warning at Mini_project_Ball.vhd(394): signal \"slope_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699263000625 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_y Mini_project_Ball.vhd(394) " "VHDL Process Statement warning at Mini_project_Ball.vhd(394): signal \"slope_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699263000625 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_1 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_1\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699263000626 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_2 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_2\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699263000626 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_3 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_3\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699263000627 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "str Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"str\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699263000627 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699263000627 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_3 Mini_project_Ball.vhd(274) " "Inferred latch for \"win_3\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000644 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_2 Mini_project_Ball.vhd(274) " "Inferred latch for \"win_2\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000644 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_1 Mini_project_Ball.vhd(274) " "Inferred latch for \"win_1\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[0\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[1\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[2\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[3\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[4\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[5\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[6\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000645 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[7\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[8\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[9\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[10\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[11\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[12\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[13\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[14\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[15\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[16\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000646 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[17\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[18\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[19\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[20\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[21\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[22\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[23\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[24\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000647 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[25\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[26\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[27\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[28\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[29\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[30\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Mini_project_Ball.vhd(274) " "Inferred latch for \"count\[31\]\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "str Mini_project_Ball.vhd(274) " "Inferred latch for \"str\" at Mini_project_Ball.vhd(274)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000648 "|Mini_project_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_accelerometer_adxl345 pmod_accelerometer_adxl345:pmod_accelerometer " "Elaborating entity \"pmod_accelerometer_adxl345\" for hierarchy \"pmod_accelerometer_adxl345:pmod_accelerometer\"" {  } { { "Mini_project_Ball.vhd" "pmod_accelerometer" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000693 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n pmod_accelerometer_adxl345.vhd(97) " "VHDL Process Statement warning at pmod_accelerometer_adxl345.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699263000697 "|Mini_project_Ball|pmod_accelerometer_adxl345:pmod_accelerometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master pmod_accelerometer_adxl345:pmod_accelerometer\|spi_master:spi_master_0 " "Elaborating entity \"spi_master\" for hierarchy \"pmod_accelerometer_adxl345:pmod_accelerometer\|spi_master:spi_master_0\"" {  } { { "pmod_accelerometer_adxl345.vhd" "spi_master_0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "Mini_project_Ball.vhd" "pll" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263000755 ""}  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699263000755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263000820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263000820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263000821 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Mini_project_Ball.vhd" "Mult0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699263002092 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Mini_project_Ball.vhd" "Mult1" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699263002092 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699263002092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263002144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699263002145 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699263002145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/mult_fgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699263002211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263002211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_3 " "Latch win_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA YY\[8\] " "Ports D and ENA on the latch are fed by the same signal YY\[8\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_1 " "Latch win_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win_1 " "Ports D and ENA on the latch are fed by the same signal win_1" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_2 " "Latch win_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XX\[7\] " "Ports D and ENA on the latch are fed by the same signal XX\[7\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "str " "Latch str has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[0\] " "Ports D and ENA on the latch are fed by the same signal count\[0\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[12\] " "Latch count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[13\] " "Latch count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002537 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[15\] " "Latch count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[18\] " "Latch count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[11\] " "Latch count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[10\] " "Latch count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[9\] " "Latch count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002538 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002539 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002539 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002539 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[31\] " "Latch count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002539 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[30\] " "Latch count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002539 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[29\] " "Latch count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[28\] " "Latch count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[27\] " "Latch count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[26\] " "Latch count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[25\] " "Latch count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[24\] " "Latch count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002540 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[23\] " "Latch count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[22\] " "Latch count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[21\] " "Latch count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[20\] " "Latch count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[19\] " "Latch count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[17\] " "Latch count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[16\] " "Latch count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[14\] " "Latch count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699263002541 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 274 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699263002541 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 12 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 15 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 14 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 68 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699263002546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699263002546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1 GND " "Pin \"LED_1\" is stuck at GND" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699263003016 "|Mini_project_Ball|LED_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699263003016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699263003120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699263004718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699263004718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "980 " "Implemented 980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699263004806 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699263004806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "947 " "Implemented 947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699263004806 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699263004806 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699263004806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699263004806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699263004846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:30:04 2023 " "Processing ended: Mon Nov 06 16:30:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699263004846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699263004846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699263004846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699263004846 ""}
