{
 "session": {
  "name": "v++_link_top",
  "uuid": "4ccd5084-1be8-42d5-a484-0771556bce7f",
  "description": "v++  -l -t hw_emu --config ../u200.cfg ./top.xo -o top.xclbin ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/reports/link/v++_link_top_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/v++_link_top_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "../u200.cfg",
    "contents": "platform=xilinx_u200_gen3x16_xdma_1_202110_1\r\ndebug=1\r\nsave-temps=1\r\n\r\n[connectivity]\r\nnk=top:1:top_1\r\n#sp=top_1.X:PLRAM[1]\r\nsp=top_1.out:DDR[0]\r\nsp=top_1.adj_list:DDR[0]\r\n#sp=top_1.flushs:PLRAM[1]\r\n\r\n#slr=top_1:SLR0\r\n\r\n[profile]\r\ndata=all:all:all\r\n"
   }
  ]
 },
 "violation_count": 0,
 "waived_count": 0,
 "affirmation_count": 0
}

