Running: /data/fhiggins/xilinx_se/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/students/tuc56100/xilinx/lab2/tb_op_4bit_isim_beh.exe -prj /home/students/tuc56100/xilinx/lab2/tb_op_4bit_beh.prj work.tb_op_4bit work.glbl 
ISim O.76xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/students/tuc56100/xilinx/lab2/op_4bit.v" into library work
Analyzing Verilog file "/home/students/tuc56100/xilinx/lab2/tb_op_4bit.v" into library work
Analyzing Verilog file "/data/fhiggins/xilinx_se/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 93460 KB
Fuse CPU Usage: 1500 ms
Compiling module op_4bit
Compiling module tb_op_4bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/students/tuc56100/xilinx/lab2/tb_op_4bit_isim_beh.exe
Fuse Memory Usage: 652028 KB
Fuse CPU Usage: 1530 ms
GCC CPU Usage: 460 ms
