Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 14 13:39:58 2026
| Host         : LenovoDeRaul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.685        0.000                      0                  105        0.237        0.000                      0                  105        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.685        0.000                      0                  105        0.237        0.000                      0                  105        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.890ns (16.898%)  route 4.377ns (83.102%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.172    10.471    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.595 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[4]_i_1/O
                         net (fo=1, routed)           0.000    10.595    u_piso_actual/u_piso_decoder_n_23
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.032    15.279    u_piso_actual/timer_cnt_piso_reg[4]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.890ns (16.907%)  route 4.374ns (83.093%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.169    10.468    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.592 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[3]_i_1/O
                         net (fo=1, routed)           0.000    10.592    u_piso_actual/u_piso_decoder_n_24
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    u_piso_actual/timer_cnt_piso_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 0.890ns (17.147%)  route 4.300ns (82.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.095    10.394    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.518 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[11]_i_1/O
                         net (fo=1, routed)           0.000    10.518    u_piso_actual/u_piso_decoder_n_16
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[11]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.031    15.279    u_piso_actual/timer_cnt_piso_reg[11]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.890ns (17.154%)  route 4.298ns (82.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.093    10.392    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124    10.516 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[0]_i_1/O
                         net (fo=1, routed)           0.000    10.516    u_piso_actual/u_piso_decoder_n_27
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y92          FDCE (Setup_fdce_C_D)        0.029    15.277    u_piso_actual/timer_cnt_piso_reg[0]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 0.890ns (17.147%)  route 4.300ns (82.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.095    10.394    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.518 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[18]_i_1/O
                         net (fo=1, routed)           0.000    10.518    u_piso_actual/u_piso_decoder_n_9
    SLICE_X5Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[18]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.031    15.280    u_piso_actual/timer_cnt_piso_reg[18]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 0.890ns (17.154%)  route 4.298ns (82.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.093    10.392    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.124    10.516 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[17]_i_1/O
                         net (fo=1, routed)           0.000    10.516    u_piso_actual/u_piso_decoder_n_10
    SLICE_X5Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[17]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)        0.029    15.278    u_piso_actual/timer_cnt_piso_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.890ns (16.971%)  route 4.354ns (83.029%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.149    10.448    u_piso_actual/u_piso_decoder_n_28
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.572 r  u_piso_actual/piso_actual[2]_i_1/O
                         net (fo=1, routed)           0.000    10.572    u_piso_actual/piso_actual[2]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.605    15.028    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y95          FDCE (Setup_fdce_C_D)        0.077    15.369    u_piso_actual/piso_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.890ns (17.740%)  route 4.127ns (82.260%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          0.922    10.221    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.124    10.345 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[22]_i_1/O
                         net (fo=1, routed)           0.000    10.345    u_piso_actual/u_piso_decoder_n_5
    SLICE_X7Y95          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[22]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.031    15.280    u_piso_actual/timer_cnt_piso_reg[22]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.890ns (17.754%)  route 4.123ns (82.246%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          0.918    10.217    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.124    10.341 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[21]_i_1/O
                         net (fo=1, routed)           0.000    10.341    u_piso_actual/u_piso_decoder_n_6
    SLICE_X7Y95          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.603    15.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[21]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.029    15.278    u_piso_actual/timer_cnt_piso_reg[21]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.890ns (17.843%)  route 4.098ns (82.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          2.036     7.882    u_piso_actual/u_piso_decoder/piso_actual[2]
    SLICE_X0Y105         LUT6 (Prop_lut6_I2_O)        0.124     8.006 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[1]_i_2/O
                         net (fo=2, routed)           1.169     9.175    u_piso_actual/u_piso_decoder/request_reg_reg[0]_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          0.893    10.192    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.316 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[1]_i_1/O
                         net (fo=1, routed)           0.000    10.316    u_piso_actual/u_piso_decoder_n_26
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.029    15.276    u_piso_actual/timer_cnt_piso_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.310%)  route 0.156ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     1.815    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  u_piso_actual/u_piso_decoder/request_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    u_piso_actual/u_piso_decoder/request_reg[0]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.622    u_piso_actual/u_piso_decoder/request_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.297%)  route 0.194ns (50.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.194     1.859    u_fsm/Q[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.048     1.907 r  u_fsm/timer_cnt_espera[23]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_fsm/timer_cnt_espera[23]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[23]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.107     1.646    u_fsm/timer_cnt_espera_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.440%)  route 0.169ns (47.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/Q
                         net (fo=11, routed)          0.169     1.827    u_piso_actual/u_piso_decoder/piso_deseado[2]
    SLICE_X0Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  u_piso_actual/u_piso_decoder/request_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_piso_actual/u_piso_decoder/request_reg[2]_i_1_n_0
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.609    u_piso_actual/u_piso_decoder/request_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.897%)  route 0.194ns (51.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.194     1.859    u_fsm/Q[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.904 r  u_fsm/timer_cnt_espera[21]_i_1/O
                         net (fo=1, routed)           0.000     1.904    u_fsm/timer_cnt_espera[21]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_fsm/timer_cnt_espera_reg[21]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.091     1.630    u_fsm/timer_cnt_espera_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.673%)  route 0.196ns (51.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=6, routed)           0.196     1.861    u_fsm/Q[0]
    SLICE_X0Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  u_fsm/FSM_onehot_senial_estado_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u_fsm/FSM_onehot_senial_estado_actual[3]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.878     2.043    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.091     1.631    u_fsm/FSM_onehot_senial_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          0.186     1.874    u_piso_actual/piso_actual[2]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.919 r  u_piso_actual/piso_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.919    u_piso_actual/piso_actual[2]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.120     1.643    u_piso_actual/piso_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_piso_actual/timer_cnt_piso_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.602     1.521    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  u_piso_actual/timer_cnt_piso_reg[0]/Q
                         net (fo=3, routed)           0.180     1.843    u_piso_actual/u_piso_decoder/Q[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    u_piso_actual/u_piso_decoder_n_27
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     1.612    u_piso_actual/timer_cnt_piso_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.164     1.687 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=16, routed)          0.200     1.887    u_piso_actual/piso_actual[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  u_piso_actual/piso_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_piso_actual/piso_actual[0]_i_1_n_0
    SLICE_X2Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.877     2.042    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y96          FDPE (Hold_fdpe_C_D)         0.120     1.643    u_piso_actual/piso_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.417%)  route 0.215ns (53.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     1.873    u_piso_actual/u_piso_decoder/piso_deseado[1]
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.918 r  u_piso_actual/u_piso_decoder/request_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_piso_actual/u_piso_decoder/request_reg[1]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.091     1.608    u_piso_actual/u_piso_decoder/request_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_fsm/timer_cnt_espera_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.601     1.520    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 f  u_fsm/timer_cnt_espera_reg[0]/Q
                         net (fo=2, routed)           0.231     1.892    u_fsm/timer_cnt_espera[0]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.092     1.612    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     u_fsm/timer_cnt_espera_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     u_fsm/timer_cnt_espera_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     u_fsm/timer_cnt_espera_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 4.083ns (45.719%)  route 4.848ns (54.281%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           4.848     5.407    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         3.524     8.932 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.932    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.101ns (47.471%)  route 4.538ns (52.529%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           4.538     5.097    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         3.542     8.639 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.639    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 4.074ns (48.425%)  route 4.339ns (51.575%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           4.339     4.898    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.515     8.413 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.413    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 4.075ns (48.888%)  route 4.261ns (51.112%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           4.261     4.820    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.516     8.336 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.336    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.376ns (46.199%)  route 1.602ns (53.801%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           1.602     1.760    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.218     2.977 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.977    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.374ns (45.922%)  route 1.618ns (54.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           1.618     1.776    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.216     2.992 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.992    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.401ns (45.235%)  route 1.696ns (54.765%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           1.696     1.854    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.097 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.097    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.275ns  (logic 1.383ns (42.246%)  route 1.891ns (57.754%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           1.891     2.049    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         1.225     3.275 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.275    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 4.447ns (45.766%)  route 5.270ns (54.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.721     7.567    u_piso_actual/piso_actual[2]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.150     7.717 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.549    11.265    LEDS_DISPLAYS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.045 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.045    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.038ns  (logic 4.429ns (49.000%)  route 4.610ns (51.000%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.713     7.559    u_piso_actual/piso_actual[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152     7.711 r  u_piso_actual/LEDS_PISOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.897    10.607    LEDS_PISOS_OBUF[3]
    F13                  OBUF (Prop_obuf_I_O)         3.759    14.366 r  LEDS_PISOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.366    LEDS_PISOS[3]
    F13                                                               r  LEDS_PISOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.866ns  (logic 4.180ns (47.142%)  route 4.686ns (52.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.721     7.567    u_piso_actual/piso_actual[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.124     7.691 r  u_piso_actual/LEDS_PISOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.965    10.656    LEDS_PISOS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         3.538    14.194 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.194    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.427ns (52.428%)  route 4.017ns (47.572%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=16, routed)          0.836     6.681    u_piso_actual/piso_actual[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.152     6.833 r  u_piso_actual/LEDS_DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.182    10.015    LEDS_DISPLAYS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    13.772 r  LEDS_DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.772    LEDS_DISPLAYS[1]
    R10                                                               r  LEDS_DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.188ns (49.925%)  route 4.201ns (50.075%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.713     7.559    u_piso_actual/piso_actual[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I2_O)        0.124     7.683 r  u_piso_actual/LEDS_PISOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.488    10.171    LEDS_PISOS_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.717 r  LEDS_PISOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.717    LEDS_PISOS[1]
    E16                                                               r  LEDS_PISOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.340ns (53.227%)  route 3.813ns (46.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.311    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X0Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=11, routed)          0.704     6.472    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.152     6.624 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.109     9.733    LEDS_PISO_deseado_OBUF[1]
    G13                  OBUF (Prop_obuf_I_O)         3.732    13.464 r  LEDS_PISO_deseado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.464    LEDS_PISO_deseado[1]
    G13                                                               r  LEDS_PISO_deseado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.392ns (54.025%)  route 3.738ns (45.975%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.268     7.113    u_piso_actual/piso_actual[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.150     7.263 r  u_piso_actual/LEDS_PISOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.733    LEDS_PISOS_OBUF[2]
    F16                  OBUF (Prop_obuf_I_O)         3.724    13.457 r  LEDS_PISOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.457    LEDS_PISOS[2]
    F16                                                               r  LEDS_PISOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.176ns (51.367%)  route 3.953ns (48.633%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.268     7.113    u_piso_actual/piso_actual[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.124     7.237 r  u_piso_actual/LEDS_DISPLAYS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.686     9.923    LEDS_DISPLAYS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.456 r  LEDS_DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.456    LEDS_DISPLAYS[4]
    P15                                                               r  LEDS_DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.420ns (54.715%)  route 3.658ns (45.285%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          1.721     7.567    u_piso_actual/piso_actual[2]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.150     7.717 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.937     9.654    LEDS_DISPLAYS_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.406 r  LEDS_DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.406    LEDS_DISPLAYS[3]
    K13                                                               r  LEDS_DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.203ns (53.562%)  route 3.644ns (46.438%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.725     5.328    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=18, routed)          0.866     6.711    u_piso_actual/piso_actual[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     6.835 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.778     9.613    LEDS_DISPLAYS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.174 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.174    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.204%)  route 0.228ns (61.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q
                         net (fo=7, routed)           0.228     1.892    u_fsm/Q[5]
    SLICE_X0Y100         LDCE                                         r  u_fsm/LEDS_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (37.977%)  route 0.230ns (62.023%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=6, routed)           0.230     1.896    u_fsm/Q[3]
    SLICE_X0Y100         LDCE                                         r  u_fsm/LEDS_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.141ns (28.582%)  route 0.352ns (71.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=7, routed)           0.352     2.018    u_fsm/Q[1]
    SLICE_X0Y100         LDCE                                         r  u_fsm/LEDS_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.128ns (22.984%)  route 0.429ns (77.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=9, routed)           0.429     2.081    u_fsm/Q[2]
    SLICE_X0Y100         LDCE                                         r  u_fsm/LEDS_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.362ns (71.497%)  route 0.543ns (28.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=6, routed)           0.543     2.208    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.430 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.430    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.393ns (71.719%)  route 0.549ns (28.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=37, routed)          0.549     2.214    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.466 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.466    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.377ns (69.718%)  route 0.598ns (30.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=7, routed)           0.598     2.263    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.500 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.500    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.403ns (70.322%)  route 0.592ns (29.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.604     1.523    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=17, routed)          0.237     1.924    u_piso_actual/piso_actual[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.969 r  u_piso_actual/LEDS_DISPLAYS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.325    LEDS_DISPLAYS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.519 r  LEDS_DISPLAYS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.519    LEDS_DISPLAYS[2]
    K16                                                               r  LEDS_DISPLAYS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.435ns (68.877%)  route 0.649ns (31.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=9, routed)           0.649     2.301    LEDS_INDICADORES_ESTADOS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.608 r  LEDS_INDICADORES_ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.608    LEDS_INDICADORES_ESTADOS[2]
    J13                                                               r  LEDS_INDICADORES_ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.392ns (66.346%)  route 0.706ns (33.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.605     1.524    u_fsm/CLK_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=6, routed)           0.706     2.372    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.623 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.623    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.636ns  (logic 1.631ns (24.578%)  route 5.005ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.372     6.636    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.636ns  (logic 1.631ns (24.578%)  route 5.005ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.372     6.636    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y92          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.602     5.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.631ns (25.058%)  route 4.878ns (74.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.245     6.509    u_fsm/RESET
    SLICE_X5Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.631ns (25.058%)  route 4.878ns (74.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.245     6.509    u_fsm/RESET
    SLICE_X5Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.631ns (25.058%)  route 4.878ns (74.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.245     6.509    u_fsm/RESET
    SLICE_X5Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.631ns (25.058%)  route 4.878ns (74.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.245     6.509    u_fsm/RESET
    SLICE_X5Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.509ns  (logic 1.631ns (25.058%)  route 4.878ns (74.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.245     6.509    u_fsm/RESET
    SLICE_X5Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.631ns (25.071%)  route 4.875ns (74.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.242     6.506    u_fsm/RESET
    SLICE_X5Y90          FDCE                                         f  u_fsm/timer_cnt_espera_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.631ns (25.071%)  route 4.875ns (74.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.242     6.506    u_fsm/RESET
    SLICE_X5Y90          FDCE                                         f  u_fsm/timer_cnt_espera_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.506ns  (logic 1.631ns (25.071%)  route 4.875ns (74.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.633     4.140    u_fsm/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.264 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=70, routed)          2.242     6.506    u_fsm/RESET
    SLICE_X5Y90          FDCE                                         f  u_fsm/timer_cnt_espera_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.298ns (42.167%)  route 0.409ns (57.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.409     0.662    u_fsm/S_presencia_IBUF
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.707 r  u_fsm/timer_cnt_espera[1]_i_1/O
                         net (fo=1, routed)           0.000     0.707    u_fsm/timer_cnt_espera[1]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.301ns (42.412%)  route 0.409ns (57.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.409     0.662    u_fsm/S_presencia_IBUF
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.048     0.710 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     0.710    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C

Slack:                    inf
  Source:                 boton_e[2]
                            (input port)
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.296ns (41.040%)  route 0.425ns (58.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  boton_e[2] (IN)
                         net (fo=0)                   0.000     0.000    boton_e[2]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  boton_e_IBUF[2]_inst/O
                         net (fo=4, routed)           0.425     0.676    u_piso_actual/u_piso_decoder/boton_e_IBUF[2]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.721 r  u_piso_actual/u_piso_decoder/request_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.721    u_piso_actual/u_piso_decoder/request_reg[1]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.298ns (38.172%)  route 0.483ns (61.828%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.483     0.735    u_fsm/S_presencia_IBUF
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.780 r  u_fsm/timer_cnt_espera[5]_i_1/O
                         net (fo=1, routed)           0.000     0.780    u_fsm/timer_cnt_espera[5]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.296ns (37.913%)  route 0.485ns (62.087%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.485     0.738    u_fsm/S_presencia_IBUF
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.043     0.781 r  u_fsm/timer_cnt_espera[4]_i_1/O
                         net (fo=1, routed)           0.000     0.781    u_fsm/timer_cnt_espera[4]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[4]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.298ns (38.072%)  route 0.485ns (61.928%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.485     0.738    u_fsm/S_presencia_IBUF
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.783 r  u_fsm/timer_cnt_espera[2]_i_1/O
                         net (fo=1, routed)           0.000     0.783    u_fsm/timer_cnt_espera[2]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.301ns (38.409%)  route 0.483ns (61.591%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.483     0.735    u_fsm/S_presencia_IBUF
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.048     0.783 r  u_fsm/timer_cnt_espera[7]_i_1/O
                         net (fo=1, routed)           0.000     0.783    u_fsm/timer_cnt_espera[7]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.298ns (36.619%)  route 0.516ns (63.381%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.516     0.769    u_fsm/S_presencia_IBUF
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.814 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     0.814    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.296ns (34.632%)  route 0.559ns (65.368%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.559     0.811    u_fsm/S_presencia_IBUF
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.043     0.854 r  u_fsm/timer_cnt_espera[8]_i_1/O
                         net (fo=1, routed)           0.000     0.854    u_fsm/timer_cnt_espera[8]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.298ns (34.785%)  route 0.559ns (65.215%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.559     0.811    u_fsm/S_presencia_IBUF
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.856 r  u_fsm/timer_cnt_espera[6]_i_1/O
                         net (fo=1, routed)           0.000     0.856    u_fsm/timer_cnt_espera[6]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C





