Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: FilterTest_Syn.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FilterTest_Syn.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FilterTest_Syn"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : FilterTest_Syn
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/FilterTest_Syn.vhd" into library work
Parsing entity <FilterTest_Syn>.
Parsing architecture <Behavioral> of entity <filtertest_syn>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FilterTest_Syn> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FilterTest_Syn>.
    Related source file is "/home/osama/Documents/FPGA/Osama/Real_time_image_processing/FilterTest_Syn.vhd".
    Found 13-bit register for signal <Pixel2_Result>.
    Found 13-bit register for signal <Pixel3_Result>.
    Found 13-bit register for signal <Pixel4_Result>.
    Found 13-bit register for signal <Pixel5_Result>.
    Found 13-bit register for signal <Pixel6_Result>.
    Found 13-bit register for signal <Pixel7_Result>.
    Found 13-bit register for signal <Pixel8_Result>.
    Found 13-bit register for signal <Pixel9_Result>.
    Found 16-bit register for signal <ADD1>.
    Found 16-bit register for signal <ADD2>.
    Found 16-bit register for signal <ADD3>.
    Found 16-bit register for signal <ADD4>.
    Found 16-bit register for signal <ADD5>.
    Found 16-bit register for signal <ADD6>.
    Found 16-bit register for signal <ADD7>.
    Found 8-bit register for signal <Output>.
    Found 13-bit register for signal <Pixel1_Result>.
    Found 16-bit adder for signal <Pixel1_Result[12]_Pixel2_Result[12]_add_18_OUT> created at line 130.
    Found 16-bit adder for signal <Pixel3_Result[12]_Pixel4_Result[12]_add_19_OUT> created at line 131.
    Found 16-bit adder for signal <Pixel5_Result[12]_Pixel6_Result[12]_add_20_OUT> created at line 132.
    Found 16-bit adder for signal <Pixel7_Result[12]_Pixel8_Result[12]_add_21_OUT> created at line 133.
    Found 16-bit adder for signal <ADD1[15]_ADD2[15]_add_22_OUT> created at line 135.
    Found 16-bit adder for signal <ADD3[15]_ADD4[15]_add_23_OUT> created at line 136.
    Found 16-bit adder for signal <ADD5[15]_ADD6[15]_add_24_OUT> created at line 138.
    Found 16-bit adder for signal <ADD7[15]_Pixel9_Result[12]_add_29_OUT> created at line 140.
    Found 16-bit adder for signal <n0120> created at line 140.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK1[3]_MuLt_9_OUT> created at line 120.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK2[3]_MuLt_10_OUT> created at line 121.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK3[3]_MuLt_11_OUT> created at line 122.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK4[3]_MuLt_12_OUT> created at line 123.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK5[3]_MuLt_13_OUT> created at line 124.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK6[3]_MuLt_14_OUT> created at line 125.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK7[3]_MuLt_15_OUT> created at line 126.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK8[3]_MuLt_16_OUT> created at line 127.
    Found 9x4-bit multiplier for signal <GND_4_o_MASK9[3]_MuLt_17_OUT> created at line 128.
    Summary:
	inferred   9 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 237 D-type flip-flop(s).
Unit <FilterTest_Syn> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 9x4-bit multiplier                                    : 9
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 9
# Registers                                            : 17
 13-bit register                                       : 9
 16-bit register                                       : 7
 8-bit register                                        : 1
# Xors                                                 : 15
 1-bit xor2                                            : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FilterTest_Syn>.
	Multiplier <Mmult_GND_4_o_MASK9[3]_MuLt_17_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_ADD7[15]_Pixel9_Result[12]_add_29_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT>.
	The following registers are also absorbed by the MAC: <Pixel9_Result> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_4_o_MASK1[3]_MuLt_9_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel1_Result[12]_Pixel2_Result[12]_add_18_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_4_o_MASK1[3]_MuLt_9_OUT>.
	The following registers are also absorbed by the MAC: <Pixel1_Result> in block <FilterTest_Syn>, <ADD1> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_4_o_MASK3[3]_MuLt_11_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel3_Result[12]_Pixel4_Result[12]_add_19_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_4_o_MASK3[3]_MuLt_11_OUT>.
	The following registers are also absorbed by the MAC: <Pixel3_Result> in block <FilterTest_Syn>, <ADD2> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_4_o_MASK7[3]_MuLt_15_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel7_Result[12]_Pixel8_Result[12]_add_21_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_4_o_MASK7[3]_MuLt_15_OUT>.
	The following registers are also absorbed by the MAC: <Pixel7_Result> in block <FilterTest_Syn>, <ADD4> in block <FilterTest_Syn>.
	Multiplier <Mmult_GND_4_o_MASK5[3]_MuLt_13_OUT> in block <FilterTest_Syn> and adder/subtractor <Madd_Pixel5_Result[12]_Pixel6_Result[12]_add_20_OUT> in block <FilterTest_Syn> are combined into a MAC<Maddsub_GND_4_o_MASK5[3]_MuLt_13_OUT>.
	The following registers are also absorbed by the MAC: <Pixel5_Result> in block <FilterTest_Syn>, <ADD3> in block <FilterTest_Syn>.
	Found pipelined multiplier on signal <GND_4_o_MASK2[3]_MuLt_10_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_4_o_MASK4[3]_MuLt_12_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_4_o_MASK6[3]_MuLt_14_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_4_o_MASK8[3]_MuLt_16_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <FilterTest_Syn> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 5
 9x4-to-16-bit MAC                                     : 5
# Multipliers                                          : 4
 9x4-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 16-bit adder                                          : 3
# Registers                                            : 56
 Flip-Flops                                            : 56
# Xors                                                 : 11
 1-bit xor2                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FilterTest_Syn> ...
INFO:Xst:2261 - The FF/Latch <Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_1> in Unit <FilterTest_Syn> is equivalent to the following FF/Latch, which will be removed : <Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FilterTest_Syn, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FilterTest_Syn.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 70
#      LUT4                        : 13
#      MUXCY                       : 70
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 36
#      FD                          : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 116
#      IBUF                        : 108
#      OBUF                        : 8
# DSPs                             : 10
#      DSP48E1                     : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  126800     0%  
 Number of Slice LUTs:                   86  out of  63400     0%  
    Number used as Logic:                86  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      63  out of     99    63%  
   Number with an unused LUT:            13  out of     99    13%  
   Number of fully used LUT-FF pairs:    23  out of     99    23%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                 117  out of    210    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     10  out of    240     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.379ns (Maximum Frequency: 228.337MHz)
   Minimum input arrival time before clock: 4.258ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.379ns (frequency: 228.337MHz)
  Total number of paths / destination ports: 4300 / 344
-------------------------------------------------------------------------
Delay:               4.379ns (Levels of Logic = 28)
  Source:            ADD7_0 (FF)
  Destination:       Output_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ADD7_0 to Output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.536  ADD7_0 (ADD7_0)
     LUT2:I0->O            1   0.124   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_lut<0> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<0> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<1> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<2> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<3> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<4> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<5> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<6> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<7> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<8> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<9> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<10> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<11> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<12> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<13> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<13>)
     MUXCY:CI->O           0   0.029   0.000  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<14> (Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_cy<14>)
     XORCY:CI->O          10   0.510   0.480  Maddsub_GND_4_o_MASK9[3]_MuLt_17_OUT_Madd_xor<15> (ADD7[15]_Pixel9_Result[12]_add_29_OUT<15>)
     LUT2:I1->O            1   0.124   0.000  Mxor_ADD7[15]_ADD7[15]_XOR_64_o_xo<0>1 (ADD7[15]_ADD7[15]_XOR_64_o)
     MUXCY:S->O            1   0.472   0.000  Madd_n0120_Madd_cy<1> (Madd_n0120_Madd_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<2> (Madd_n0120_Madd_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<3> (Madd_n0120_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<4> (Madd_n0120_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<5> (Madd_n0120_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<6> (Madd_n0120_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<7> (Madd_n0120_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Madd_n0120_Madd_cy<8> (Madd_n0120_Madd_cy<8>)
     MUXCY:CI->O           0   0.029   0.000  Madd_n0120_Madd_cy<9> (Madd_n0120_Madd_cy<9>)
     XORCY:CI->O           1   0.510   0.000  Madd_n0120_Madd_xor<10> (n0120<10>)
     FD:D                      0.030          Output_7
    ----------------------------------------
    Total                      4.379ns (3.363ns logic, 1.016ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4112 / 276
-------------------------------------------------------------------------
Offset:              4.258ns (Levels of Logic = 1)
  Source:            MInput2<3> (PAD)
  Destination:       Mmult_GND_4_o_MASK2[3]_MuLt_10_OUT (DSP)
  Destination Clock: CLK rising

  Data Path: MInput2<3> to Mmult_GND_4_o_MASK2[3]_MuLt_10_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.535  MInput2_3_IBUF (MInput2_3_IBUF)
     DSP48E1:A3                3.722          Mmult_GND_4_o_MASK2[3]_MuLt_10_OUT
    ----------------------------------------
    Total                      4.258ns (3.723ns logic, 0.535ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            Output_7 (FF)
  Destination:       Output<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Output_7 to Output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.399  Output_7 (Output_7)
     OBUF:I->O                 0.000          Output_7_OBUF (Output<7>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.379|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.61 secs
 
--> 


Total memory usage is 511480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

