/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 816 296)
	(text "LVDS_echo_FPGA1_qsys" (rect 329 -1 443 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 280 20 292)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 352 72)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1" (rect 0 0 254 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1" (rect 4 149 340 160)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 352 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1" (rect 0 0 269 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1" (rect 4 165 358 176)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 352 176)(line_width 1))
	)
	(port
		(pt 0 208)
		(input)
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1..0]" (rect 0 0 253 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1..0]" (rect 4 197 346 208)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 352 208)(line_width 3))
	)
	(port
		(pt 0 264)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 253 82 264)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 352 264)(line_width 1))
	)
	(port
		(pt 0 112)
		(output)
		(text "lvds_echo_fpga1_component_0_conduit_end_rst_n_out" (rect 0 0 226 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_rst_n_out" (rect 4 101 298 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 352 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(output)
		(text "lvds_echo_fpga1_component_0_conduit_end_led[7..0]" (rect 0 0 218 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_led[7..0]" (rect 4 117 298 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 352 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(output)
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1" (rect 0 0 270 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1" (rect 4 133 358 144)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 352 144)(line_width 1))
	)
	(port
		(pt 0 192)
		(output)
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1..0]" (rect 0 0 258 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1[1..0]" (rect 4 181 352 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 352 192)(line_width 3))
	)
	(port
		(pt 0 224)
		(output)
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1" (rect 0 0 259 12)(font "Arial" (font_size 8)))
		(text "lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1" (rect 4 213 346 224)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 352 224)(line_width 1))
	)
	(drawing
		(text "clk" (rect 337 43 692 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 357 67 732 144)(font "Arial" (color 0 0 0)))
		(text "lvds_echo_fpga1_component_0_conduit_end" (rect 92 83 418 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rst_n_out" (rect 357 107 768 224)(font "Arial" (color 0 0 0)))
		(text "led" (rect 357 123 732 256)(font "Arial" (color 0 0 0)))
		(text "rx_align_done_fpga1" (rect 357 139 828 288)(font "Arial" (color 0 0 0)))
		(text "rx_inclock_fpga1" (rect 357 155 810 320)(font "Arial" (color 0 0 0)))
		(text "tx_align_done_fpga1" (rect 357 171 828 352)(font "Arial" (color 0 0 0)))
		(text "tx_out_fpga1" (rect 357 187 786 384)(font "Arial" (color 0 0 0)))
		(text "rx_in_fpga1" (rect 357 203 780 416)(font "Arial" (color 0 0 0)))
		(text "tx_outclock_fpga1" (rect 357 219 816 448)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 323 235 676 483)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 357 259 756 528)(font "Arial" (color 0 0 0)))
		(text " LVDS_echo_FPGA1_qsys " (rect 696 280 1524 570)(font "Arial" ))
		(line (pt 352 32)(pt 464 32)(line_width 1))
		(line (pt 464 32)(pt 464 280)(line_width 1))
		(line (pt 352 280)(pt 464 280)(line_width 1))
		(line (pt 352 32)(pt 352 280)(line_width 1))
		(line (pt 353 52)(pt 353 76)(line_width 1))
		(line (pt 354 52)(pt 354 76)(line_width 1))
		(line (pt 353 92)(pt 353 228)(line_width 1))
		(line (pt 354 92)(pt 354 228)(line_width 1))
		(line (pt 353 244)(pt 353 268)(line_width 1))
		(line (pt 354 244)(pt 354 268)(line_width 1))
		(line (pt 0 0)(pt 816 0)(line_width 1))
		(line (pt 816 0)(pt 816 296)(line_width 1))
		(line (pt 0 296)(pt 816 296)(line_width 1))
		(line (pt 0 0)(pt 0 296)(line_width 1))
	)
)
