## 2. A. Control Signals for Instructions

### BEQ (Branch if Equal)
- **RegWrite**: 0 (No register write)
- **MemRead**: 0 (No memory read)
- **MemWrite**: 0 (No memory write)
- **ALUSrc**: 0 (ALU input B comes from register)
- **ALUOp**: 00 (Compare operation)
- **Branch**: 1 (Branch instruction)
- **MemtoReg**: X (Don't care)
- **RegDst**: X (Don't care)

### SW (Store Word)
- **RegWrite**: 0 (No register write)
- **MemRead**: 0 (No memory read)
- **MemWrite**: 1 (Memory write enabled)
- **ALUSrc**: 1 (ALU input B comes from immediate)
- **ALUOp**: 00 (Add for address calculation)
- **Branch**: 0 (Not a branch instruction)
- **MemtoReg**: X (Don't care)
- **RegDst**: X (Don't care)

### LW (Load Word)
- **RegWrite**: 1 (Register write enabled)
- **MemRead**: 1 (Memory read enabled)
- **MemWrite**: 0 (No memory write)
- **ALUSrc**: 1 (ALU input B comes from immediate)
- **ALUOp**: 00 (Add for address calculation)
- **Branch**: 0 (Not a branch instruction)
- **MemtoReg**: 1 (Write back from memory)
- **RegDst**: 0 (Destination register is specified by rd field)

### Control Signal Table
| Instruction | RegWrite | MemRead | MemWrite | ALUSrc | ALUOp | Branch | MemtoReg | RegDst |
|-------------|----------|----------|----------|----------|--------|--------|----------|--------|
| BEQ        | 0        | 0        | 0        | 0        | 00     | 1      | X        | X      |
| SW         | 0        | 0        | 1        | 1        | 00     | 0      | X        | X      |
| LW         | 1        | 1        | 0        | 1        | 00     | 0      | 1        | 0      |

## B. Execution

### Initial Values
- **x1 = 8**, **x2 = 2**

### Loop Iterations
1. `slt x2, x0, x1` sets **x2 to 1** because **x1 > x0**.
2. `beq x2, x0, DONE` does **not** branch because **x2 != x0**.
3. `addi x1, x1, -1` decrements **x1 by 1**.
4. `addi x2, x2, 2` increments **x2 by 2**.
5. The loop repeats until **x1 = 0**.

### Final Value of x2
- **x1 starts at 8** and decrements by 1 each iteration.
- **x2 starts at 2** and increments by 2 each iteration.
- The loop runs **8 iterations**.
- In each iteration, **x2 increases by 2**.
- Therefore, final value of **x2**:
  
  \[ 2 \times 8 = 16 \]
  \[ 2 + 16 = 18 \]

## C. Custom Instruction: Count Trailing Zeros

### Instruction Format
- Use an available **custom instruction opcode** (e.g., `0x0B`, `0x2B`, `0x5B`, or `0x7B`).
- Extend it with a **function code** to identify this specific instruction.

### ALU Modifications
- Add a new **functional unit** to the ALU for counting trailing zeros.
- Implement using:
  - **Hierarchical approach** (divide 32-bit word into smaller parts and use a tree-like structure to count zeros).
  - **Multiplexers** to check each bit position.

### Control Signals
- **TrailingZeroCount**: Enables the trailing zero count operation in the ALU.
- **RegWrite**: Set to 1 to write result back to register file.
- **ALUSrc**: Set to 0 since no immediate value is needed.
- **ALUOp**: New value to indicate the trailing zero count operation.
- **MemtoReg**: Set to 0 since result comes from ALU, not memory.

### New Control Signals Table
| Signal Name         | Description |
|---------------------|-------------|
| **TrailingZeroCount** | Enables the trailing zero count operation. |
| **RegWrite**        | Enables writing the result to a register. |
| **ALUSrc**         | Selects ALU input (0 for register). |
| **ALUOp**          | Specifies the operation (new value for count). |
| **MemtoReg**       | Selects result source (0 for ALU). |

