<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/HPM6880/hpm_l1c_drv.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6800_2HPM6880_2hpm__l1c__drv_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_l1c_drv.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HPM_L1_CACHE_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HPM_L1_CACHE_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;<a class="code" href="hpm__common_8h.html">hpm_common.h</a>&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &quot;<a class="code" href="hpm__csr__drv_8h.html">hpm_csr_drv.h</a>&quot;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="HPM6800_2HPM6880_2hpm__soc_8h.html">hpm_soc.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* cache size is 32KB */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga4b8e1693e865f943eabe512f8ba63863">   22</a></span><span class="preprocessor">#define HPM_L1C_CACHE_SIZE (uint32_t)(32 * SIZE_1KB)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga697ba082b0b9cf4b52f610bfd003fb61">   23</a></span><span class="preprocessor">#define HPM_L1C_ICACHE_SIZE (HPM_L1C_CACHE_SIZE)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaca2bea7c01f192bfd49e5f5eab87366b">   24</a></span><span class="preprocessor">#define HPM_L1C_DCACHE_SIZE (HPM_L1C_CACHE_SIZE)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* cache line size is 64B */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf0d4dce433c89646df646172783ca539">   26</a></span><span class="preprocessor">#define HPM_L1C_CACHELINE_SIZE (64)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* cache way is 128 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga88997c6363ad65af2f3d8a2c351b1b94">   28</a></span><span class="preprocessor">#define HPM_L1C_CACHELINES_PER_WAY (128)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/* mcache_ctl register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Controls if the instruction cache is enabled or not.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> *</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * 0 I-Cache is disabled</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * 1 I-Cache is enabled</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga5459a3bd67c3969e838151fd5af8d832">   37</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_EN_SHIFT (0UL)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga08cf125a968a05b52f6f9bd2922c1c2b">   38</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_EN_MASK  (1UL &lt;&lt; HPM_MCACHE_CTL_IC_EN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00039" data-start="" data-end="">
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga8a659232010d8cafe5ca91a4adc94d76">   39</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_EN(x) \</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_IC_EN_SHIFT) &amp; HPM_MCACHE_CTL_IC_EN_MASK)</span></div>
</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/*</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * Controls if the data cache is enabled or not.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * 0 D-Cache is disabled</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * 1 D-Cache is enabled</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga9957865e05751bfba59daf347dd1095e">   48</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_EN_SHIFT (1UL)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga3dab80ef82a19395c844de6fa82baea4">   49</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_EN_MASK  (1UL &lt;&lt; HPM_MCACHE_CTL_DC_EN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00050" data-start="" data-end="">
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaa190bf8290e72a0fb3e0ca656b9e9ba5">   50</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_EN(x) \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DC_EN_SHIFT) &amp; HPM_MCACHE_CTL_DC_EN_MASK)</span></div>
</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * Parity/ECC error checking enable control for the instruction cache.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 0 Disable parity/ECC</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * 1 Reserved</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * 2 Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 3 Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga749226d73369f7ac88a4f0f53049fdb3">   61</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_ECCEN_SHIFT (0x2UL)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga38541256e18c4133c6fb75b7c5429747">   62</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_ECCEN_MASK  (0x3UL &lt;&lt; HPM_MCACHE_CTL_IC_ECCEN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00063" data-start="" data-end="">
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga9bdfb3cd1320dd7fdd23eb646d2af828">   63</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_ECCEN(x) \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_IC_ECCEN_SHIFT) &amp; HPM_MCACHE_CTL_IC_ECCEN_MASK)</span></div>
</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/*</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> *</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * Parity/ECC error checking enable control for the data cache.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 0 Disable parity/ECC</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 1 Reserved</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 2 Generate exceptions only on uncorrectable parity/ECC errors</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * 3 Generate exceptions on any type of parity/ECC errors</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga83dc934cf76aebf10c0188aa6c87e32e">   75</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_ECCEN_SHIFT (0x4UL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga7b82225504163b1af8d25f579ee245b9">   76</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_ECCEN_MASK  (0x3UL &lt;&lt; HPM_MCACHE_CTL_DC_ECCEN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00077" data-start="" data-end="">
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga8881400447b41e3d98ca35a25a6132ea">   77</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_ECCEN(x) \</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DC_ECCEN_SHIFT) &amp; HPM_MCACHE_CTL_DC_ECCEN_MASK)</span></div>
</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> *</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the instruction cache RAMs.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * It is set to enable CCTL operations to access the ECC codes. This bit</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * can be set for injecting ECC errors to test the ECC handler.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * 0 Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * 1 Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gad51d8e16bbce20213e97e40f96a99e15">   89</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_RWECC_SHIFT (0x6UL)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga7160b02d679a05fcba5a14e7fe806528">   90</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_RWECC_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_IC_RWECC_SHIFT)</span></div>
<div class="foldopen" id="foldopen00091" data-start="" data-end="">
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga92e8cadab2fb54dd565c9b84c8dfe966">   91</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_RWECC(x) \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_IC_RWECC_SHIFT) &amp; HPM_MCACHE_CTL_IC_RWECC_MASK)</span></div>
</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/*</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> *</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * Controls diagnostic accesses of ECC codes of the data cache RAMs. It is</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * set to enable CCTL operations to access the ECC codes. This bit can be</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * set for injecting</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * ECC errors to test the ECC handler.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * 0 Disable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * 1 Enable diagnostic accesses of ECC codes</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gade6c4b08dc8faeed56f9ffc4dc031ae4">  104</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_RWECC_SHIFT (0x7UL)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga2be54d78b3183bd9416400f3f67b1f0c">  105</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_RWECC_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_DC_RWECC_SHIFT)</span></div>
<div class="foldopen" id="foldopen00106" data-start="" data-end="">
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga948045531ac84ff9aefcd45d64133ca7">  106</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_RWECC(x) \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DC_RWECC_SHIFT) &amp; HPM_MCACHE_CTL_DC_RWECC_MASK)</span></div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * Enable bit for Superuser-mode and User-mode software to access</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * ucctlbeginaddr and ucctlcommand CSRs.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * 0 Disable ucctlbeginaddr and ucctlcommand accesses in S/U mode</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * 1 Enable ucctlbeginaddr and ucctlcommand accesses in S/U mode</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga524935de5527d6d8c26ffa93f11e5ba6">  116</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_CCTL_SUEN_SHIFT (0x8UL)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga5017e5fc2ee3841b48e808371fb85e3f">  117</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_CCTL_SUEN_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_CCTL_SUEN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00118" data-start="" data-end="">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga92ac3cfcaa69f8e4d22c79130964eb85">  118</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_CCTL_SUEN(x) \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_CCTL_SUEN_SHIFT) &amp; HPM_MCACHE_CTL_CCTL_SUEN_MASK)</span></div>
</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * This bit controls hardware prefetch for instruction fetches to cacheable</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * memory regions when I-Cache size is not 0.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> *</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 0 Disable hardware prefetch on instruction fetches</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * 1 Enable hardware prefetch on instruction fetches</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf25e68249f07e1a70d37ac323ad6cca7">  128</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IPREF_EN_SHIFT (0x9UL)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga6057148b37cd65f6a573bde910c60cd5">  129</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IPREF_EN_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_IPREF_EN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00130" data-start="" data-end="">
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga3e26aabfa6923c9b5975de4e0da26631">  130</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IPREF_EN(x) \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_IPREF_EN_SHIFT) &amp; HPM_MCACHE_CTL_IPREF_EN_MASK)</span></div>
</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * This bit controls hardware prefetch for load/store accesses to cacheable</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * memory regions when D-Cache size is not 0.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> *</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 0 Disable hardware prefetch on load/store memory accesses.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 1 Enable hardware prefetch on load/store memory accesses.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga57eb71e3d8d815500a031e77b46f5dc8">  140</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DPREF_EN_SHIFT (0x10UL)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga49a0561eb42f7e80116f374257132982">  141</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DPREF_EN_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_DPREF_EN_SHIFT)</span></div>
<div class="foldopen" id="foldopen00142" data-start="" data-end="">
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga22e1c1fdfda5de992d130d6f752e1841">  142</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DPREF_EN(x) \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DPREF_EN_SHIFT) &amp; HPM_MCACHE_CTL_DPREF_EN_MASK)</span></div>
</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/*</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * I-Cache miss allocation filling policy Value Meaning</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> *</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 0 Cache line data is returned critical (double) word first</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 1 Cache line data is returned the lowest address (double) word first</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga87c899d9eb15418ed8661120a65261b9">  151</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_FIRST_WORD_SHIFT (0x11UL)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga251ae3bee679bdf6989260bd6707db82">  152</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_FIRST_WORD_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_IC_FIRST_WORD_SHIFT)</span></div>
<div class="foldopen" id="foldopen00153" data-start="" data-end="">
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gafbeb95a7734b99e293239cf39bee2c84">  153</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_IC_FIRST_WORD(x) \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_IC_FIRST_WORD_SHIFT) &amp; HPM_MCACHE_CTL_IC_FIRST_WORD_MASK)</span></div>
</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/*</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * D-Cache miss allocation filling policy</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> *</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 0 Cache line data is returned critical (double) word first</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 1 Cache line data is returned the lowest address (double) word first</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gae3597d157b6b400f397e04dd4cb1a421">  162</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_FIRST_WORD_SHIFT (0x12UL)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga2f63723df90d156779af6044f34c6eab">  163</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_FIRST_WORD_MASK  (0x1UL &lt;&lt; HPM_MCACHE_CTL_DC_FIRST_WORD_SHIFT)</span></div>
<div class="foldopen" id="foldopen00164" data-start="" data-end="">
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gac7313d3691a6d7700c05e10d43c741df">  164</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_FIRST_WORD(x) \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DC_FIRST_WORD_SHIFT) &amp; HPM_MCACHE_CTL_DC_FIRST_WORD_MASK)</span></div>
</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/*</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * D-Cache Write-Around threshold</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> *</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * 0 Disables streaming. All cacheable write misses allocate a cache line</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * according to PMA settings.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 1 Override PMA setting and do not allocate D-Cache entries after</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * consecutive stores to 4 cache lines.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 2 Override PMA setting and do not allocate D-Cache entries after</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * consecutive stores to 64 cache lines.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 3 Override PMA setting and do not allocate D-Cache entries after</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * consecutive stores to 128 cache lines.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga54d04fa10acc485e58d6b4928ca219bf">  179</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_WAROUND_SHIFT (0x13UL)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga94be4076f3ab2f22650cecfc81d1c74d">  180</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_WAROUND_MASK  (0x3UL &lt;&lt; HPM_MCACHE_CTL_DC_WAROUND_SHIFT)</span></div>
<div class="foldopen" id="foldopen00181" data-start="" data-end="">
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gad19434cbfefdf18d40154a0a28b87669">  181</a></span><span class="preprocessor">#define HPM_MCACHE_CTL_DC_WAROUND(x) \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCACHE_CTL_DC_WAROUND_SHIFT) &amp; HPM_MCACHE_CTL_DC_WAROUND_MASK)</span></div>
</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* CCTL command list */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gab5c861aa7b434f4a067e07da0ef0962d">  185</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_VA_INVAL       (0UL)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaec83ae0b34c66abaaa08068a7cf9e93a">  186</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_VA_WB          (1UL)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga13972d1742d88fd20544c28691de404f">  187</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_VA_WBINVAL     (2UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga843d7508e0f97e53f15d193f21c50277">  188</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_VA_LOCK        (3UL)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga185b4c7b66ea5b3e3440af9992f6c847">  189</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_VA_UNLOCK      (4UL)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga67d8fe22478dae781cca1e3c4580464c">  190</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_WBINVAL_ALL    (6UL)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga7aae75b19d7cd7e94528324d10c0b186">  191</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_WB_ALL         (7UL)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga4ebbe16ecb824235b4f12afd96ef58b1">  193</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_VA_INVAL       (8UL)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga94b779e53d9a2cfdffa66a563c0ab68c">  194</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_VA_LOCK        (11UL)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga988b6facbb2d169aab20ccb4b4a39a1a">  195</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_VA_UNLOCK      (12UL)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf20665bb11da7116ae3875f2e6d6a73a">  197</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_INVAL       (16UL)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gade27d765959ffbaa3059ccf255608173">  198</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_WB          (17UL)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf13984f87801899db7e58e8d4f8227d8">  199</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_WBINVAL     (18UL)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaa4c2cba9e5921da173b59607bbd4bfb7">  201</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_RTAG        (19UL)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf4edd7ebd2573a919a263b5c90572c0e">  202</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_RDATA       (20UL)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga8686bfca4f0992b58cad33fb442cd67b">  203</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_WTAG        (21UL)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga818a9f57fdf7eaab3ef2f06d9b1aafc7">  204</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_IX_WDATA       (22UL)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gabdd4c50244d63eb608288bb95d21882b">  206</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1D_INVAL_ALL      (23UL)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gabf4c4d68811b8d2aec390cf40f5d5992">  208</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_IX_INVAL       (24UL)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga03ab601fa487619b8196b358953b6819">  209</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_IX_RTAG        (27UL)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga4301216443a51e18a9000d47b15829c0">  210</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_IX_RDATA       (28UL)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaaa2f3fdcc259cb6c904d93d9872244e6">  211</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_IX_WTAG        (29UL)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf34c315ac92489c2f578e8cb42eb2c17">  212</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_L1I_IX_WDATA       (30UL)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gabc5b3d7414d8046cb442356a2d99b0bc">  214</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_SUCCESS            (1UL)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga02181b75dd87fca588b14fae22b8f520">  215</a></span><span class="preprocessor">#define HPM_L1C_CCTL_CMD_FAIL               (0UL)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* get cache control register value */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t l1c_get_control(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>{</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> l1c_dc_is_enabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>{</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keywordflow">return</span> l1c_get_control() &amp; <a class="code hl_define" href="group__l1cache__interface.html#ga3dab80ef82a19395c844de6fa82baea4">HPM_MCACHE_CTL_DC_EN_MASK</a>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>}</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> l1c_ic_is_enabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>{</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keywordflow">return</span> l1c_get_control() &amp; <a class="code hl_define" href="group__l1cache__interface.html#ga08cf125a968a05b52f6f9bd2922c1c2b">HPM_MCACHE_CTL_IC_EN_MASK</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>}</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/* mcctlbeginaddress register bitfield layout for CCTL IX type command */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga24bd30900adba4f1fe31330b8a3125f9">  237</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_OFFSET_SHIFT (2UL)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga3866c192b42b637c4a6219c319cf1091">  238</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_OFFSET_MASK ((uint32_t) 0xF &lt;&lt; HPM_MCCTLBEGINADDR_OFFSET_SHIFT)</span></div>
<div class="foldopen" id="foldopen00239" data-start="" data-end="">
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf0c86027fbf81a3adea86483925c2ff1">  239</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_OFFSET(x) \</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLBEGINADDR_OFFSET_SHIFT) &amp; HPM_MCCTLBEGINADDR_OFFSET_MASK)</span></div>
</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gafdcd135662dac6b5f501d056441f1c56">  241</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_INDEX_SHIFT (6UL)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gab0f8f31cfe9621039eeb6d126de9b4aa">  242</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_INDEX_MASK ((uint32_t) 0x3F &lt;&lt; HPM_MCCTLBEGINADDR_INDEX_SHIFT)</span></div>
<div class="foldopen" id="foldopen00243" data-start="" data-end="">
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga9613652fe4bc9f49f65e02c837c6f103">  243</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_INDEX(x) \</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLBEGINADDR_INDEX_SHIFT) &amp; HPM_MCCTLBEGINADDR_INDEX_MASK)</span></div>
</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga2156a08e72dfc5fee5cd1d5bb1cf6e81">  245</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_WAY_SHIFT (13UL)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaacb0f9c09f218db7f35029f55f8b01f0">  246</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_WAY_MASK ((uint32_t) 0x3 &lt;&lt; HPM_MCCTLBEGINADDR_WAY_SHIFT)</span></div>
<div class="foldopen" id="foldopen00247" data-start="" data-end="">
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gadf826864fed5591a516ac4a0a9efca38">  247</a></span><span class="preprocessor">#define HPM_MCCTLBEGINADDR_WAY(x) \</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLBEGINADDR_WAY_SHIFT) &amp; HPM_MCCTLBEGINADDR_WAY_MASK)</span></div>
</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* send IX command */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> l1c_cctl_address(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>)</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a>, <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>}</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/* send command */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> l1c_cctl_cmd(uint8_t cmd)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">CSR_MCCTLCOMMAND</a>, cmd);</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>}</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t l1c_cctl_get_address(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>{</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a>);</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/* send IX command */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>__attribute__((always_inline)) <span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">  269</a></span>    <span class="keywordtype">void</span> l1c_cctl_address_cmd(uint8_t cmd, uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>)</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>{</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a>, <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">CSR_MCCTLCOMMAND</a>, cmd);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>}</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga34689f1ba817441f47e8325b206b8b0f">  275</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_ADDRESS_SHIFT (2UL)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaee6798ea869055b29c396871cb7d5546">  276</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_ADDRESS_MASK (uint32_t)(0XFFFFF &lt;&lt; HPM_MCCTLDATA_I_TAG_ADDRESS_SHIFT)</span></div>
<div class="foldopen" id="foldopen00277" data-start="" data-end="">
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga98caf37c324ff06aa3088f8293008198">  277</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_ADDRESS(x) \</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_I_TAG_ADDRESS_SHIFT) &amp; HPM_MCCTLDATA_I_TAG_ADDRESS_MASK)</span></div>
</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga8dc5d01f1e2b815f7ae869180750c178">  280</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK_DUP_SHIFT (29UL)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga3b13727cdc778bc8663a8d5be162acf0">  281</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK_DUP_MASK (uint32_t)(1 &lt;&lt; HPM_MCCTLDATA_I_TAG_LOCK_DUP_SHIFT)</span></div>
<div class="foldopen" id="foldopen00282" data-start="" data-end="">
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga68d7cae9548b9605c5de596b5cf33f63">  282</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK_DUP(x) \</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_I_TAG_LOCK_DUP_SHIFT) &amp; HPM_MCCTLDATA_I_TAG_LOCK_DUP_MASK)</span></div>
</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gafc5eeb27b8c694becc51adf0e574330d">  285</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK_SHIFT (30UL)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaf4b54f7753b62a47afa4a937500d52c3">  286</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK_MASK (uint32_t)(1 &lt;&lt; HPM_MCCTLDATA_I_TAG_LOCK_SHIFT)</span></div>
<div class="foldopen" id="foldopen00287" data-start="" data-end="">
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga61747eefe6e6e694f2190ee46ea2e1ca">  287</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_LOCK(x) \</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_I_TAG_LOCK_SHIFT) &amp; HPM_MCCTLDATA_I_TAG_LOCK_MASK)</span></div>
</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gabf236e375249a382ed128880e2eb7f1d">  290</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_VALID_SHIFT (31UL)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaaf46c3f451bbcd55439e99265d7b9ee1">  291</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_VALID_MASK (uint32_t)(1 &lt;&lt; HPM_MCCTLDATA_I_TAG_VALID_SHIFT)</span></div>
<div class="foldopen" id="foldopen00292" data-start="" data-end="">
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gada64dd2560398251599e0577607e8781">  292</a></span><span class="preprocessor">#define HPM_MCCTLDATA_I_TAG_VALID(x) \</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_I_TAG_VALID_SHIFT) &amp; HPM_MCCTLDATA_I_TAG_VALID_MASK)</span></div>
</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga747fca44d4d86483d365a693cc91c1c4">  295</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_MESI_SHIFT (0UL)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga09c5774977f410924c8a5b638c568cb6">  296</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_MESI_MASK (uint32_t)(0x3 &lt;&lt; HPM_MCCTLDATA_D_TAG_MESI_SHIFT)</span></div>
<div class="foldopen" id="foldopen00297" data-start="" data-end="">
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga27afb1254151bf604709453e54f35b75">  297</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_MESI(x) \</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_D_TAG_MESI_SHIFT) &amp; HPM_MCCTLDATA_D_TAG_MESI_MASK)</span></div>
</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga6eb54fd3d3fc61697e0d98dc970bf848">  300</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_LOCK_SHIFT (3UL)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga25a72aea08d9aadb0bedd313ca9147ef">  301</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_LOCK_MASK (uint32_t)(0x1 &lt;&lt; HPM_MCCTLDATA_D_TAG_LOCK_SHIFT)</span></div>
<div class="foldopen" id="foldopen00302" data-start="" data-end="">
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga96571a2dd7ef06cea0ec73ff093220a4">  302</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_LOCK(x) \</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_D_TAG_LOCK_SHIFT) &amp; HPM_MCCTLDATA_D_TAG_LOCK_MASK)</span></div>
</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga86b00579ec6ce4d0bc6e3bcf350a2669">  305</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_TAG_SHIFT (4UL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaeca80cad08c2fb065856f5415c556017">  306</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_TAG_MASK (uint32_t)(0xFFFF &lt;&lt; HPM_MCCTLDATA_D_TAG_LOCK_SHIFT)</span></div>
<div class="foldopen" id="foldopen00307" data-start="" data-end="">
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gac5a61e52615d2edce7ab3bc0391e176c">  307</a></span><span class="preprocessor">#define HPM_MCCTLDATA_D_TAG_TAG(x) \</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">    (uint32_t)(((x) &lt;&lt; HPM_MCCTLDATA_D_TAG_TAG_SHIFT) &amp; HPM_MCCTLDATA_D_TAG_TAG_MASK)</span></div>
</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * @brief Cache control command read address</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * Send IX read tag/data cmd</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * @param[in] cmd Command code</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * @param[in] address Target address</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * @param[in] ecc_data ECC value</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * @return data read</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>ATTR_ALWAYS_INLINE <span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="foldopen" id="foldopen00320" data-start="{" data-end="}">
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html#gad6b8bc8fe953b5b083b31ce7b3c5d019">  320</a></span>    uint32_t <a class="code hl_function" href="group__l1cache__interface.html#gad6b8bc8fe953b5b083b31ce7b3c5d019">l1c_cctl_address_cmd_read</a>(uint8_t cmd, uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t *ecc_data)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a>, <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">CSR_MCCTLCOMMAND</a>, cmd);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    *ecc_data = <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a96f8a7b9feee05fcd5c69fbdcbec85cd">CSR_MECC_CODE</a>);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a4a681d664edfb1a6e6bb5b3ed42d7e37">CSR_MCCTLDATA</a>);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>}</div>
</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * @brief Cache control command write address</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> *</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * Send IX write tag/data cmd</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * @param[in] cmd Command code</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * @param[in] address Target address</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * @param[in] data Data to be written</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * @param[in] ecc_data ECC of data</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>ATTR_ALWAYS_INLINE <span class="keyword">static</span> <span class="keyword">inline</span></div>
<div class="foldopen" id="foldopen00338" data-start="{" data-end="}">
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html#gabb80b77663c8db694e826ef1806abe82">  338</a></span>    <span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#gabb80b77663c8db694e826ef1806abe82">l1c_cctl_address_cmd_write</a>(uint8_t cmd, uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t data, uint32_t ecc_data)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a>, <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">CSR_MCCTLCOMMAND</a>, cmd);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a4a681d664edfb1a6e6bb5b3ed42d7e37">CSR_MCCTLDATA</a>, data);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <a class="code hl_define" href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a96f8a7b9feee05fcd5c69fbdcbec85cd">CSR_MECC_CODE</a>, ecc_data);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>}</div>
</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga97dc332108968f75f33a314031b0b446">  346</a></span><span class="preprocessor">#define HPM_L1C_CFG_SET_SHIFT      (0UL)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaeef95165e7e88b7c03bda0c03860da1d">  347</a></span><span class="preprocessor">#define HPM_L1C_CFG_SET_MASK       (uint32_t)(0x7 &lt;&lt; HPM_L1C_CFG_SET_SHIFT)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga738ae15556f1f7ce8c8f75bcce7f36c1">  348</a></span><span class="preprocessor">#define HPM_L1C_CFG_WAY_SHIFT      (3UL)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga2afa8c2c652d31c0d8ac13a0d31a49ac">  349</a></span><span class="preprocessor">#define HPM_L1C_CFG_WAY_MASK       (uint32_t)(0x7 &lt;&lt; HPM_L1C_CFG_WAY_SHIFT)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gac8cc0e3f9dba52ebf85cd6a8b449111f">  350</a></span><span class="preprocessor">#define HPM_L1C_CFG_SIZE_SHIFT     (6UL)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga848e89d883a158296a62d5be222e57f6">  351</a></span><span class="preprocessor">#define HPM_L1C_CFG_SIZE_MASK      (uint32_t)(0x7 &lt;&lt; HPM_L1C_CFG_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga9b7328e39e4d41f2dd13648820f0ab2a">  352</a></span><span class="preprocessor">#define HPM_L1C_CFG_LOCK_SHIFT     (9UL)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga0e1b25faf58c3a79e8219cf55239983b">  353</a></span><span class="preprocessor">#define HPM_L1C_CFG_LOCK_MASK      (uint32_t)(0x1 &lt;&lt; HPM_L1C_CFG_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaebdb00f6eb78575db4e89f09453505a7">  354</a></span><span class="preprocessor">#define HPM_L1C_CFG_ECC_SHIFT      (10UL)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga01cd8599de0ee26dcd70dfec3e80992c">  355</a></span><span class="preprocessor">#define HPM_L1C_CFG_ECC_MASK       (uint32_t)(0x3 &lt;&lt; HPM_L1C_CFG_ECC_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga103c453e20e150e6a85219eef8171dd4">  356</a></span><span class="preprocessor">#define HPM_L1C_CFG_LMB_SHIFT      (12UL)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga4e2c9413792d625dafe65934d5b68ce3">  357</a></span><span class="preprocessor">#define HPM_L1C_CFG_LMB_MASK       (uint32_t)(0x7 &lt;&lt; HPM_L1C_CFG_LMB_SHIFT)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga5feecf932c58e607a0d756553a682f7d">  358</a></span><span class="preprocessor">#define HPM_L1C_CFG_LM_SIZE_SHIFT  (15UL)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gaec72a92b206fef04495b6805e87aa3e5">  359</a></span><span class="preprocessor">#define HPM_L1C_CFG_LM_SIZE_MASK   (uint32_t)(0x1F &lt;&lt; HPM_L1C_CFG_LM_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga63c0b8dbd2069be1839c1803e16813cc">  360</a></span><span class="preprocessor">#define HPM_L1C_CFG_LM_ECC_SHIFT   (21UL)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga52d230ccb8b48167e9d55ba90efd698b">  361</a></span><span class="preprocessor">#define HPM_L1C_CFG_LM_ECC_MASK    (uint32_t)(0x3 &lt;&lt; HPM_L1C_CFG_LM_ECC_SHIFT)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga63ba49a32d820eca03bec69928e269a8">  362</a></span><span class="preprocessor">#define HPM_L1C_CFG_SETH_SHIFT     (24UL)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#gabd0d8ff9d4bbabcd3f2b0b7ff4815395">  363</a></span><span class="preprocessor">#define HPM_L1C_CFG_SETH_MASK      (uint32_t)(0x1 &lt;&lt; HPM_L1C_CFG_SETH_SHIFT)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga3053dfee4086a6092816983a53393cca">  368</a></span><span class="preprocessor">#define HPM_L1C_CACHELINE_ALIGN_DOWN(n) ((uint32_t)(n) &amp; ~(HPM_L1C_CACHELINE_SIZE - 1U))</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group__l1cache__interface.html#ga7e795aefe75dc25f3883818c735d7b00">  373</a></span><span class="preprocessor">#define HPM_L1C_CACHELINE_ALIGN_UP(n)   HPM_L1C_CACHELINE_ALIGN_DOWN((uint32_t)(n) + HPM_L1C_CACHELINE_SIZE - 1U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="foldopen" id="foldopen00380" data-start="{" data-end="}">
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html#ga5edf4c3b37f3ff3e1b68013242e50448">  380</a></span>ATTR_ALWAYS_INLINE <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code hl_function" href="group__l1cache__interface.html#ga5edf4c3b37f3ff3e1b68013242e50448">l1c_ic_get_config</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>{</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a0c1d14e7f4e71844c3054a8866d5441a">CSR_MICM_CFG</a>);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>}</div>
</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="foldopen" id="foldopen00390" data-start="{" data-end="}">
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html#ga7a37292514a1f6931d01e4392cfde28e">  390</a></span>ATTR_ALWAYS_INLINE <span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code hl_function" href="group__l1cache__interface.html#ga7a37292514a1f6931d01e4392cfde28e">l1c_dc_get_config</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>{</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a>(<a class="code hl_define" href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#acb19c23f556ad28719441b277e65de51">CSR_MDCM_CFG</a>);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>}</div>
</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/*</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * @brief D-cache disable</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga44d3a34720cb3e95a29d6b3c7a4f0c4c">l1c_dc_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * @brief D-cache enable</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga396f339bd99a225560e50e6e064b78b0">l1c_dc_enable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * @brief D-cache invalidate by address</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * @param[in] address Start address to be invalidated</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * @param[in] size Size of memory to be invalidated</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#gad211f4a8e8d756b6b92977d208f8e5de">l1c_dc_invalidate</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * @brief D-cache writeback by address</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * @param[in] address Start address to be writtenback</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * @param[in] size Size of memory to be writtenback</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#gac0443f752d550f9c890709703a83b41f">l1c_dc_writeback</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * @brief D-cache invalidate and writeback by address</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * @param[in] address Start address to be invalidated and writtenback</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * @param[in] size Size of memory to be invalidted and writtenback</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga7fffa472821d4dd12c05b432519ad51b">l1c_dc_flush</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/*</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * @brief D-cache fill and lock by address</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * @param[in] address Start address to be filled and locked</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * @param[in] size Size of memory to be filled and locked</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#gac13c83c883d3d557bcdd656905891fbc">l1c_dc_fill_lock</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * @brief I-cache disable</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga2cff8ca1dfbd001af105486e6d26e8b7">l1c_ic_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * @brief I-cache enable</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga200dace96bc8bd84befd1dbd75c27e4e">l1c_ic_enable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/*</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * @brief I-cache invalidate by address</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * @param[in] address Start address to be invalidated</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * @param[in] size Size of memory to be invalidated</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga00c98114bdb68f33cbd1f573d2507d17">l1c_ic_invalidate</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * @brief I-cache fill and lock by address</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * @param[in] address Start address to be locked</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * @param[in] size Size of memory to be locked</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga4073f07e3a52cbf0d73a44617c38edaf">l1c_ic_fill_lock</a>(uint32_t <a class="code hl_variable" href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a>, uint32_t <a class="code hl_variable" href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a>);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * @brief Invalidate all icache and writeback all dcache</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#gaa5b6b22c136068bc6d2d2f22fa782654">l1c_fence_i</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * @brief Invalidate all d-cache</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga9efa0a0e60cfa4950524b9c0c92f4eaf">l1c_dc_invalidate_all</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * @brief Writeback all d-cache</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga5246bc019bafda62509f18e2895a6f9d">l1c_dc_writeback_all</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * @brief Flush all d-cache</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__l1cache__interface.html#ga2e5855f88a9fb6e0f0216a01d24fb8ee">l1c_dc_flush_all</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>}</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="preprocessor">#endif </span><span class="comment">/* _HPM_L1_CACHE_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_a0c1d14e7f4e71844c3054a8866d5441a"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a0c1d14e7f4e71844c3054a8866d5441a">CSR_MICM_CFG</a></div><div class="ttdeci">#define CSR_MICM_CFG</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:121</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_a4a681d664edfb1a6e6bb5b3ed42d7e37"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a4a681d664edfb1a6e6bb5b3ed42d7e37">CSR_MCCTLDATA</a></div><div class="ttdeci">#define CSR_MCCTLDATA</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:106</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_a6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:103</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_a96f8a7b9feee05fcd5c69fbdcbec85cd"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#a96f8a7b9feee05fcd5c69fbdcbec85cd">CSR_MECC_CODE</a></div><div class="ttdeci">#define CSR_MECC_CODE</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:95</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_ac21a4820dd5cb44fa88db1f44d2cf09f"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ac21a4820dd5cb44fa88db1f44d2cf09f">CSR_MCCTLCOMMAND</a></div><div class="ttdeci">#define CSR_MCCTLCOMMAND</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:105</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_acb19c23f556ad28719441b277e65de51"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#acb19c23f556ad28719441b277e65de51">CSR_MDCM_CFG</a></div><div class="ttdeci">#define CSR_MDCM_CFG</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:122</div></div>
<div class="ttc" id="aHPM5300_2HPM5301_2hpm__csr__regs_8h_html_ae5b068aa86c5dc417579d4407c96cbc8"><div class="ttname"><a href="HPM5300_2HPM5301_2hpm__csr__regs_8h.html#ae5b068aa86c5dc417579d4407c96cbc8">CSR_MCCTLBEGINADDR</a></div><div class="ttdeci">#define CSR_MCCTLBEGINADDR</div><div class="ttdef"><b>Definition</b> hpm_csr_regs.h:104</div></div>
<div class="ttc" id="aHPM6800_2HPM6880_2hpm__soc_8h_html"><div class="ttname"><a href="HPM6800_2HPM6880_2hpm__soc_8h.html">hpm_soc.h</a></div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga00c98114bdb68f33cbd1f573d2507d17"><div class="ttname"><a href="group__l1cache__interface.html#ga00c98114bdb68f33cbd1f573d2507d17">l1c_ic_invalidate</a></div><div class="ttdeci">void l1c_ic_invalidate(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:125</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga08cf125a968a05b52f6f9bd2922c1c2b"><div class="ttname"><a href="group__l1cache__interface.html#ga08cf125a968a05b52f6f9bd2922c1c2b">HPM_MCACHE_CTL_IC_EN_MASK</a></div><div class="ttdeci">#define HPM_MCACHE_CTL_IC_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:38</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga200dace96bc8bd84befd1dbd75c27e4e"><div class="ttname"><a href="group__l1cache__interface.html#ga200dace96bc8bd84befd1dbd75c27e4e">l1c_ic_enable</a></div><div class="ttdeci">void l1c_ic_enable(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:65</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga2cff8ca1dfbd001af105486e6d26e8b7"><div class="ttname"><a href="group__l1cache__interface.html#ga2cff8ca1dfbd001af105486e6d26e8b7">l1c_ic_disable</a></div><div class="ttdeci">void l1c_ic_disable(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:74</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga2e5855f88a9fb6e0f0216a01d24fb8ee"><div class="ttname"><a href="group__l1cache__interface.html#ga2e5855f88a9fb6e0f0216a01d24fb8ee">l1c_dc_flush_all</a></div><div class="ttdeci">void l1c_dc_flush_all(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:96</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga396f339bd99a225560e50e6e064b78b0"><div class="ttname"><a href="group__l1cache__interface.html#ga396f339bd99a225560e50e6e064b78b0">l1c_dc_enable</a></div><div class="ttdeci">void l1c_dc_enable(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:45</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga3dab80ef82a19395c844de6fa82baea4"><div class="ttname"><a href="group__l1cache__interface.html#ga3dab80ef82a19395c844de6fa82baea4">HPM_MCACHE_CTL_DC_EN_MASK</a></div><div class="ttdeci">#define HPM_MCACHE_CTL_DC_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:49</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga4073f07e3a52cbf0d73a44617c38edaf"><div class="ttname"><a href="group__l1cache__interface.html#ga4073f07e3a52cbf0d73a44617c38edaf">l1c_ic_fill_lock</a></div><div class="ttdeci">void l1c_ic_fill_lock(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:131</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga44d3a34720cb3e95a29d6b3c7a4f0c4c"><div class="ttname"><a href="group__l1cache__interface.html#ga44d3a34720cb3e95a29d6b3c7a4f0c4c">l1c_dc_disable</a></div><div class="ttdeci">void l1c_dc_disable(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:58</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga5246bc019bafda62509f18e2895a6f9d"><div class="ttname"><a href="group__l1cache__interface.html#ga5246bc019bafda62509f18e2895a6f9d">l1c_dc_writeback_all</a></div><div class="ttdeci">void l1c_dc_writeback_all(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:91</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga5edf4c3b37f3ff3e1b68013242e50448"><div class="ttname"><a href="group__l1cache__interface.html#ga5edf4c3b37f3ff3e1b68013242e50448">l1c_ic_get_config</a></div><div class="ttdeci">static ATTR_ALWAYS_INLINE uint32_t l1c_ic_get_config(void)</div><div class="ttdoc">Get I-cache configuration.</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:380</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga7a37292514a1f6931d01e4392cfde28e"><div class="ttname"><a href="group__l1cache__interface.html#ga7a37292514a1f6931d01e4392cfde28e">l1c_dc_get_config</a></div><div class="ttdeci">static ATTR_ALWAYS_INLINE uint32_t l1c_dc_get_config(void)</div><div class="ttdoc">Get D-cache configuration.</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:390</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga7fffa472821d4dd12c05b432519ad51b"><div class="ttname"><a href="group__l1cache__interface.html#ga7fffa472821d4dd12c05b432519ad51b">l1c_dc_flush</a></div><div class="ttdeci">void l1c_dc_flush(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:119</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_ga9efa0a0e60cfa4950524b9c0c92f4eaf"><div class="ttname"><a href="group__l1cache__interface.html#ga9efa0a0e60cfa4950524b9c0c92f4eaf">l1c_dc_invalidate_all</a></div><div class="ttdeci">void l1c_dc_invalidate_all(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:86</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gaa5b6b22c136068bc6d2d2f22fa782654"><div class="ttname"><a href="group__l1cache__interface.html#gaa5b6b22c136068bc6d2d2f22fa782654">l1c_fence_i</a></div><div class="ttdeci">void l1c_fence_i(void)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:81</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gabb80b77663c8db694e826ef1806abe82"><div class="ttname"><a href="group__l1cache__interface.html#gabb80b77663c8db694e826ef1806abe82">l1c_cctl_address_cmd_write</a></div><div class="ttdeci">static ATTR_ALWAYS_INLINE void l1c_cctl_address_cmd_write(uint8_t cmd, uint32_t address, uint32_t data, uint32_t ecc_data)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:338</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gac0443f752d550f9c890709703a83b41f"><div class="ttname"><a href="group__l1cache__interface.html#gac0443f752d550f9c890709703a83b41f">l1c_dc_writeback</a></div><div class="ttdeci">void l1c_dc_writeback(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:113</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gac0d31ca829f934cccd89f8054e02773e"><div class="ttname"><a href="group__l1cache__interface.html#gac0d31ca829f934cccd89f8054e02773e">address</a></div><div class="ttdeci">uint32_t address</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:270</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gac13c83c883d3d557bcdd656905891fbc"><div class="ttname"><a href="group__l1cache__interface.html#gac13c83c883d3d557bcdd656905891fbc">l1c_dc_fill_lock</a></div><div class="ttdeci">void l1c_dc_fill_lock(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:101</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gad211f4a8e8d756b6b92977d208f8e5de"><div class="ttname"><a href="group__l1cache__interface.html#gad211f4a8e8d756b6b92977d208f8e5de">l1c_dc_invalidate</a></div><div class="ttdeci">void l1c_dc_invalidate(uint32_t address, uint32_t size)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.c:107</div></div>
<div class="ttc" id="agroup__l1cache__interface_html_gad6b8bc8fe953b5b083b31ce7b3c5d019"><div class="ttname"><a href="group__l1cache__interface.html#gad6b8bc8fe953b5b083b31ce7b3c5d019">l1c_cctl_address_cmd_read</a></div><div class="ttdeci">static ATTR_ALWAYS_INLINE uint32_t l1c_cctl_address_cmd_read(uint8_t cmd, uint32_t address, uint32_t *ecc_data)</div><div class="ttdef"><b>Definition</b> hpm_l1c_drv.h:320</div></div>
<div class="ttc" id="agroup__nnactivation_html_gaf8fd9ce16b371c8a3bf5e0b37a69419f"><div class="ttname"><a href="group__nnactivation.html#gaf8fd9ce16b371c8a3bf5e0b37a69419f">size</a></div><div class="ttdeci">static void size</div><div class="ttdef"><b>Definition</b> hpm_math.h:6899</div></div>
<div class="ttc" id="ahpm__common_8h_html"><div class="ttname"><a href="hpm__common_8h.html">hpm_common.h</a></div></div>
<div class="ttc" id="ahpm__csr__drv_8h_html"><div class="ttname"><a href="hpm__csr__drv_8h.html">hpm_csr_drv.h</a></div></div>
<div class="ttc" id="ariscv__core_8h_html_a1c9c31d1835837140288aef5c00b0ece"><div class="ttname"><a href="riscv__core_8h.html#a1c9c31d1835837140288aef5c00b0ece">write_csr</a></div><div class="ttdeci">#define write_csr(csr_num, v)</div><div class="ttdoc">write value to csr</div><div class="ttdef"><b>Definition</b> riscv_core.h:66</div></div>
<div class="ttc" id="ariscv__core_8h_html_a2f5e461a1b86b178fa1b436a066b9306"><div class="ttname"><a href="riscv__core_8h.html#a2f5e461a1b86b178fa1b436a066b9306">read_csr</a></div><div class="ttdeci">#define read_csr(csr_num)</div><div class="ttdoc">read value of specific csr</div><div class="ttdef"><b>Definition</b> riscv_core.h:75</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_3bc7865411da31c735bb28cc720762ff.html">HPM6880</a></li><li class="navelem"><a class="el" href="HPM6800_2HPM6880_2hpm__l1c__drv_8h.html">hpm_l1c_drv.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:55 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
