

================================================================
== Vivado HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.716 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14625|    14625| 0.146 ms | 0.146 ms |  14625|  14625|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    14624|    14624|       914|          -|          -|    16|    no    |
        | + Loop 1.1              |      912|      912|       114|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |      112|      112|        14|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |        4|        4|         2|          -|          -|     2|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:89]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln89 = icmp eq i5 %m_0, -16" [./layer.h:89]   --->   Operation 10 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:89]   --->   Operation 12 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %.preheader3.preheader" [./layer.h:89]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:99]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp to i9" [./layer.h:90]   --->   Operation 15 'zext' 'zext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader3" [./layer.h:90]   --->   Operation 16 'br' <Predicate = (!icmp_ln89)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./layer.h:103]   --->   Operation 17 'ret' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader3.preheader ], [ %x, %.preheader3.loopexit ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp eq i4 %x_0, -8" [./layer.h:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:90]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.loopexit.loopexit, label %.preheader2.preheader" [./layer.h:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln95 = shl i4 %x_0, 1" [./layer.h:95]   --->   Operation 23 'shl' 'shl_ln95' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %x_0 to i12" [./layer.h:91]   --->   Operation 24 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 25 'br' <Predicate = (!icmp_ln90)> <Delay = 1.76>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 27 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp eq i4 %y_0, -8" [./layer.h:91]   --->   Operation 28 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:91]   --->   Operation 30 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.preheader3.loopexit, label %.preheader1.preheader" [./layer.h:91]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln95_2 = shl i4 %y_0, 1" [./layer.h:95]   --->   Operation 32 'shl' 'shl_ln95_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:93]   --->   Operation 33 'br' <Predicate = (!icmp_ln91)> <Delay = 1.76>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 34 'br' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%max_0 = phi i1 [ false, %.preheader1.preheader ], [ %max_1, %.preheader1.loopexit ]" [./layer.h:95]   --->   Operation 35 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %.preheader1.preheader ], [ %c, %.preheader1.loopexit ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i2 %c_0 to i4" [./layer.h:93]   --->   Operation 37 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp eq i2 %c_0, -2" [./layer.h:93]   --->   Operation 38 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 39 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:93]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %2, label %.preheader.preheader" [./layer.h:93]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln95 = add i4 %shl_ln95, %zext_ln93" [./layer.h:95]   --->   Operation 42 'add' 'add_ln95' <Predicate = (!icmp_ln93)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 43 'br' <Predicate = (!icmp_ln93)> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %y_0 to i9" [./layer.h:99]   --->   Operation 44 'zext' 'zext_ln99' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln99 = add i9 %zext_ln99, %zext_ln90" [./layer.h:99]   --->   Operation 45 'add' 'add_ln99' <Predicate = (icmp_ln93)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln99, i3 0)" [./layer.h:99]   --->   Operation 46 'bitconcatenate' 'tmp_15_cast' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.54ns)   --->   "%add_ln99_2 = add i12 %zext_ln91, %tmp_15_cast" [./layer.h:99]   --->   Operation 47 'add' 'add_ln99_2' <Predicate = (icmp_ln93)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i12 %add_ln99_2 to i64" [./layer.h:99]   --->   Operation 48 'zext' 'zext_ln99_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1024 x i1]* %output_r, i64 0, i64 %zext_ln99_2" [./layer.h:99]   --->   Operation 49 'getelementptr' 'output_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.25ns)   --->   "store i1 %max_0, i1* %output_addr, align 1" [./layer.h:99]   --->   Operation 50 'store' <Predicate = (icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader2" [./layer.h:91]   --->   Operation 51 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.98>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%max_1 = phi i1 [ %or_ln95, %1 ], [ %max_0, %.preheader.preheader ]" [./layer.h:95]   --->   Operation 52 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ %r, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %r_0 to i4" [./layer.h:94]   --->   Operation 54 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln94 = icmp eq i2 %r_0, -2" [./layer.h:94]   --->   Operation 55 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:94]   --->   Operation 57 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %.preheader1.loopexit, label %1" [./layer.h:94]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln95_2 = add i4 %shl_ln95_2, %zext_ln94" [./layer.h:95]   --->   Operation 59 'add' 'add_ln95_2' <Predicate = (!icmp_ln94)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %m_0, i4 %add_ln95_2, i4 %add_ln95)" [./layer.h:95]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i13 %tmp_s to i64" [./layer.h:95]   --->   Operation 61 'zext' 'zext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4096 x i1]* %input_r, i64 0, i64 %zext_ln95" [./layer.h:95]   --->   Operation 62 'getelementptr' 'input_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 63 'load' 'input_load' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 64 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.23>
ST_7 : Operation 65 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:95]   --->   Operation 65 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_7 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln95 = or i1 %input_load, %max_1" [./layer.h:95]   --->   Operation 66 'or' 'or_ln95' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:94]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('m') with incoming values : ('m', ./layer.h:89) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', ./layer.h:89) [5]  (0 ns)
	'add' operation ('m', ./layer.h:89) [8]  (1.78 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', ./layer.h:91) [25]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('max_0', ./layer.h:95) with incoming values : ('or_ln95', ./layer.h:95) [34]  (1.77 ns)

 <State 5>: 6.72ns
The critical path consists of the following:
	'add' operation ('add_ln99', ./layer.h:99) [64]  (1.92 ns)
	'add' operation ('add_ln99_2', ./layer.h:99) [66]  (1.55 ns)
	'getelementptr' operation ('output_addr', ./layer.h:99) [68]  (0 ns)
	'store' operation ('store_ln99', ./layer.h:99) of variable 'max_0', ./layer.h:95 on array 'output_r' [69]  (3.25 ns)

 <State 6>: 4.99ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ./layer.h:94) [46]  (0 ns)
	'add' operation ('add_ln95_2', ./layer.h:95) [53]  (1.74 ns)
	'getelementptr' operation ('input_addr', ./layer.h:95) [56]  (0 ns)
	'load' operation ('input_load', ./layer.h:95) on array 'input_r' [57]  (3.25 ns)

 <State 7>: 4.23ns
The critical path consists of the following:
	'load' operation ('input_load', ./layer.h:95) on array 'input_r' [57]  (3.25 ns)
	'or' operation ('or_ln95', ./layer.h:95) [58]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
