// Seed: 2774687460
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wor id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign {id_2, id_3, id_2, 1} = -1'b0;
  assign id_3 = (-1);
  parameter id_4 = 1;
  assign id_1 = |id_3;
  wire id_5;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output wand id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wand id_7,
    input wand id_8,
    output tri id_9,
    input tri0 id_10
);
  assign id_7 = 1;
  logic [1 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  assign id_5#(.id_6(1)) = id_0;
endmodule
