{
	"cts__timing__setup__tns__pre_repair": -15.0257,
	"cts__timing__setup__ws__pre_repair": -0.614042,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.375186,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.592875,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 31,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 80,
	"cts__design__die__area__pre_repair": 8704.89,
	"cts__design__core__area__pre_repair": 7859.5,
	"cts__design__instance__count__pre_repair": 3219,
	"cts__design__instance__area__pre_repair": 3112.2,
	"cts__design__instance__count__stdcell__pre_repair": 3219,
	"cts__design__instance__area__stdcell__pre_repair": 3112.2,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.395979,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.395979,
	"cts__timing__setup__tns__post_repair": -15.0257,
	"cts__timing__setup__ws__post_repair": -0.614042,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": 0.375186,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.592875,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 31,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 80,
	"cts__design__die__area__post_repair": 8704.89,
	"cts__design__core__area__post_repair": 7859.5,
	"cts__design__instance__count__post_repair": 3219,
	"cts__design__instance__area__post_repair": 3112.2,
	"cts__design__instance__count__stdcell__post_repair": 3219,
	"cts__design__instance__area__stdcell__post_repair": 3112.2,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.395979,
	"cts__design__instance__utilization__stdcell__post_repair": 0.395979,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 16018.7,
	"cts__design__instance__count__setup_buffer": 41,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 295.426,
	"cts__design__instance__displacement__mean": 0.0905,
	"cts__design__instance__displacement__max": 4.39,
	"cts__route__wirelength__estimated": 17633.9,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.000573541,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": 0.430853,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.592081,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 80,
	"cts__design__die__area": 8704.89,
	"cts__design__core__area": 7859.5,
	"cts__design__instance__count": 3260,
	"cts__design__instance__area": 3252.91,
	"cts__design__instance__count__stdcell": 3260,
	"cts__design__instance__area__stdcell": 3252.91,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.413883,
	"cts__design__instance__utilization__stdcell": 0.413883
}