Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:49:54 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 expmod/modulus_block/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[13][48]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        10.333ns  (logic 3.566ns (34.511%)  route 6.767ns (65.489%))
  Logic Levels:           19  (CARRY4=13 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=8965, estimated)     1.723     5.231    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X46Y131        FDRE                                         r  expmod/modulus_block/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  expmod/modulus_block/index_reg[1]/Q
                         net (fo=117, estimated)      1.055     6.804    expmod/modulus_block/sel0[1]
    SLICE_X46Y127        LUT6 (Prop_lut6_I2_O)        0.124     6.928 r  expmod/modulus_block/intermediate[32][3]_i_19__0/O
                         net (fo=2, estimated)        0.950     7.878    expmod/modulus_block/intermediate[32][3]_i_19__0_n_0
    SLICE_X42Y127        LUT4 (Prop_lut4_I0_O)        0.124     8.002 f  expmod/modulus_block/intermediate[32][3]_i_6__0/O
                         net (fo=1, estimated)        0.417     8.419    expmod/modulus_block/intermediate[32][3]_i_6__0_n_0
    SLICE_X39Y127        LUT5 (Prop_lut5_I1_O)        0.124     8.543 r  expmod/modulus_block/intermediate[32][3]_i_3__0/O
                         net (fo=9, estimated)        0.832     9.375    expmod/modulus_block/intermediate[32][3]_i_3__0_n_0
    SLICE_X36Y128        LUT6 (Prop_lut6_I1_O)        0.124     9.499 r  expmod/modulus_block/intermediate[32][96]_i_356/O
                         net (fo=1, estimated)        0.606    10.105    expmod/modulus_block/intermediate[32][96]_i_356_n_0
    SLICE_X34Y130        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.625 r  expmod/modulus_block/intermediate_reg[32][96]_i_329/CO[3]
                         net (fo=1, estimated)        0.000    10.625    expmod/modulus_block/intermediate_reg[32][96]_i_329_n_0
    SLICE_X34Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  expmod/modulus_block/intermediate_reg[32][96]_i_302/CO[3]
                         net (fo=1, estimated)        0.000    10.742    expmod/modulus_block/intermediate_reg[32][96]_i_302_n_0
    SLICE_X34Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  expmod/modulus_block/intermediate_reg[32][96]_i_275/CO[3]
                         net (fo=1, estimated)        0.000    10.859    expmod/modulus_block/intermediate_reg[32][96]_i_275_n_0
    SLICE_X34Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.976 r  expmod/modulus_block/intermediate_reg[32][96]_i_248/CO[3]
                         net (fo=1, estimated)        0.000    10.976    expmod/modulus_block/intermediate_reg[32][96]_i_248_n_0
    SLICE_X34Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  expmod/modulus_block/intermediate_reg[32][96]_i_221/CO[3]
                         net (fo=1, estimated)        0.000    11.093    expmod/modulus_block/intermediate_reg[32][96]_i_221_n_0
    SLICE_X34Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.210 r  expmod/modulus_block/intermediate_reg[32][96]_i_194/CO[3]
                         net (fo=1, estimated)        0.000    11.210    expmod/modulus_block/intermediate_reg[32][96]_i_194_n_0
    SLICE_X34Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.327 r  expmod/modulus_block/intermediate_reg[32][96]_i_167/CO[3]
                         net (fo=1, estimated)        0.000    11.327    expmod/modulus_block/intermediate_reg[32][96]_i_167_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.444 r  expmod/modulus_block/intermediate_reg[32][96]_i_140/CO[3]
                         net (fo=1, estimated)        0.000    11.444    expmod/modulus_block/intermediate_reg[32][96]_i_140_n_0
    SLICE_X34Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.561 r  expmod/modulus_block/intermediate_reg[32][96]_i_113/CO[3]
                         net (fo=1, estimated)        0.000    11.561    expmod/modulus_block/intermediate_reg[32][96]_i_113_n_0
    SLICE_X34Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.678 r  expmod/modulus_block/intermediate_reg[32][96]_i_86/CO[3]
                         net (fo=1, estimated)        0.000    11.678    expmod/modulus_block/intermediate_reg[32][96]_i_86_n_0
    SLICE_X34Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.795 r  expmod/modulus_block/intermediate_reg[32][96]_i_55/CO[3]
                         net (fo=1, estimated)        0.000    11.795    expmod/modulus_block/intermediate_reg[32][96]_i_55_n_0
    SLICE_X34Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.912 r  expmod/modulus_block/intermediate_reg[32][96]_i_21/CO[3]
                         net (fo=1, estimated)        0.000    11.912    expmod/modulus_block/intermediate_reg[32][96]_i_21_n_0
    SLICE_X34Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.166 f  expmod/modulus_block/intermediate_reg[32][96]_i_8__0/CO[0]
                         net (fo=107, estimated)      0.853    13.019    expmod/modulus_block/intermediate_reg[32][96]_i_8__0_n_3
    SLICE_X43Y142        LUT5 (Prop_lut5_I1_O)        0.367    13.386 f  expmod/modulus_block/intermediate[32][48]_i_2__0/O
                         net (fo=1, estimated)        0.601    13.987    expmod/modulus_block/intermediate[32][48]_i_2__0_n_0
    SLICE_X43Y142        LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  expmod/modulus_block/intermediate[32][48]_i_1__0/O
                         net (fo=32, estimated)       1.453    15.564    expmod/modulus_block/intermediate1_in[48]
    SLICE_X46Y145        FDRE                                         r  expmod/modulus_block/intermediate_reg[13][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=8965, estimated)     1.606    14.941    expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X46Y145        FDRE                                         r  expmod/modulus_block/intermediate_reg[13][48]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X46Y145        FDRE (Setup_fdre_C_D)       -0.058    15.124    expmod/modulus_block/intermediate_reg[13][48]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                 -0.440    




