{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1468979504904 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "leon3mp_quartus EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"leon3mp_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1468979505043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468979505069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468979505069 ""}
{ "Info" "ICUT_CUT_YGR_PLL_SET_PLL_COMPENSATE" "dram_clk CLK\[2\] clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll " "Compensating output pin \"dram_clk\", which is fed by CLK\[2\] port of PLL \"clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll\"" {  } { { "leon3mp.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp.vhd" 70 0 0 } } { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clkgen_de2.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/clkgen_de2.vhd" 83 0 0 } } { "leon3mp.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp.vhd" 195 0 0 } }  } 0 15571 "Compensating output pin \"%1!s!\", which is fed by %2!s! port of PLL \"%3!s!\"" 0 0 "Fitter" 0 -1 1468979505116 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll Cyclone II PLL " "Implemented PLL \"clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10365 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1468979505125 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10366 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1468979505125 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk2 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10367 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1468979505125 ""}  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10365 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1468979505125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1468979505514 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1468979505527 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468979506305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468979506305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1468979506305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/elias/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 37110 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468979506342 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/elias/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 37111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468979506342 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1468979506342 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1468979506449 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508520 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508520 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1468979508520 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1468979508520 ""}
{ "Info" "ISTA_SDC_FOUND" "quartus.sdc " "Reading SDC File: 'quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1468979508643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 27 ENET0_RX_CLK port " "Ignored filter at quartus.sdc(27): ENET0_RX_CLK could not be matched with a port" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock quartus.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at quartus.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"ENET0_RX_CLK\" -period 40ns \[get_ports \{ENET0_RX_CLK\}\] -waveform \{0.000ns 20.000ns\} " "create_clock -name \"ENET0_RX_CLK\" -period 40ns \[get_ports \{ENET0_RX_CLK\}\] -waveform \{0.000ns 20.000ns\}" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508644 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 28 ENET0_TX_CLK port " "Ignored filter at quartus.sdc(28): ENET0_TX_CLK could not be matched with a port" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock quartus.sdc 28 Argument <targets> is an empty collection " "Ignored create_clock at quartus.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"ENET0_TX_CLK\" -period 40ns \[get_ports \{ENET0_TX_CLK\}\] -waveform \{0.000ns 25.000ns\} " "create_clock -name \"ENET0_TX_CLK\" -period 40ns \[get_ports \{ENET0_TX_CLK\}\] -waveform \{0.000ns 25.000ns\}" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508645 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 29 ENET0_BTX_CLK port " "Ignored filter at quartus.sdc(29): ENET0_BTX_CLK could not be matched with a port" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock quartus.sdc 29 Argument <targets> is an empty collection " "Ignored create_clock at quartus.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"ENET0_BTX_CLK\" -period 8ns \[get_ports \{ENET0_BTX_CLK\}\] -waveform \{0.000ns 4.000ns\} " "create_clock -name \"ENET0_BTX_CLK\" -period 8ns \[get_ports \{ENET0_BTX_CLK\}\] -waveform \{0.000ns 4.000ns\}" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508645 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508645 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[0\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[0\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[1\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[1\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[2\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[2\]\} " "create_generated_clock -source \{clkgen0\|\\sden:altpll0\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|\\sden:altpll0\|pll\|clk\[2\]\} \{clkgen0\|\\sden:altpll0\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508648 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1468979508648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 39 ENET0_RX_CLK clock " "Ignored filter at quartus.sdc(39): ENET0_RX_CLK could not be matched with a clock" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at quartus.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50\] -to \[get_clocks ENET0_RX_CLK\] " "set_false_path -from \[get_clocks CLOCK_50\] -to \[get_clocks ENET0_RX_CLK\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508648 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at quartus.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ENET0_RX_CLK\] -to \[get_clocks CLOCK_50\] " "set_false_path -from \[get_clocks ENET0_RX_CLK\] -to \[get_clocks CLOCK_50\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508649 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 41 ENET0_TX_CLK clock " "Ignored filter at quartus.sdc(41): ENET0_TX_CLK could not be matched with a clock" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 41 Argument <to> is an empty collection " "Ignored set_false_path at quartus.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks CLOCK_50\] -to \[get_clocks ENET0_TX_CLK\] " "set_false_path -from \[get_clocks CLOCK_50\] -to \[get_clocks ENET0_TX_CLK\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508649 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at quartus.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks ENET0_TX_CLK\] -to \[get_clocks CLOCK_50\] " "set_false_path -from \[get_clocks ENET0_TX_CLK\] -to \[get_clocks CLOCK_50\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508649 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 43 clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at quartus.sdc(43): clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 43 ENET0_RX_CLK clock " "Ignored filter at quartus.sdc(43): ENET0_RX_CLK could not be matched with a clock" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 43 ENET0_TX_CLK clock " "Ignored filter at quartus.sdc(43): ENET0_TX_CLK could not be matched with a clock" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at quartus.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{ENET0_TX_CLK ENET0_RX_CLK\}\] " "set_false_path -from \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{ENET0_TX_CLK ENET0_RX_CLK\}\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508650 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at quartus.sdc(43): Argument <to> is an empty collection" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at quartus.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{ENET0_TX_CLK\}\] -to  \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\] " "set_false_path -from \[get_clocks \{ENET0_TX_CLK\}\] -to  \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508650 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at quartus.sdc(44): Argument <to> is an empty collection" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at quartus.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{ENET0_RX_CLK\}\] -to  \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\] " "set_false_path -from \[get_clocks \{ENET0_RX_CLK\}\] -to  \[get_clocks \{clkgen0\|\\cyc3:v\|sdclk_pll\|\\sden:altpll0\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508651 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path quartus.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at quartus.sdc(45): Argument <to> is an empty collection" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508651 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1468979508651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 53 enet0_rx_* port " "Ignored filter at quartus.sdc(53): enet0_rx_* could not be matched with a port" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay quartus.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at quartus.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock ENET0_RX_CLK 10.0 \[get_ports enet0_rx_*\] " "set_input_delay -clock ENET0_RX_CLK 10.0 \[get_ports enet0_rx_*\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508652 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay quartus.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at quartus.sdc(53): Argument -clock is not an object ID" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "quartus.sdc 58 enet0_tx_* port " "Ignored filter at quartus.sdc(58): enet0_tx_* could not be matched with a port" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468979508653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay quartus.sdc 58 Argument <targets> is an empty collection " "Ignored set_output_delay at quartus.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock ENET0_TX_CLK 10.0 \[get_ports enet0_tx_*\] " "set_output_delay -clock ENET0_TX_CLK 10.0 \[get_ports enet0_tx_*\]" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508653 ""}  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay quartus.sdc 58 Argument -clock is not an object ID " "Ignored set_output_delay at quartus.sdc(58): Argument -clock is not an object ID" {  } { { "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/quartus.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468979508653 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1468979508887 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clkgen0\|\\sden:altpll0\|pll\|clk\[0\] " "  20.000 clkgen0\|\\sden:altpll0\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 clkgen0\|\\sden:altpll0\|pll\|clk\[1\] " "  40.000 clkgen0\|\\sden:altpll0\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clkgen0\|\\sden:altpll0\|pll\|clk\[2\] " "  20.000 clkgen0\|\\sden:altpll0\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1468979508887 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1468979508887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510140 ""}  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkgen_de2:clkgen0|altpll:\sden:altpll0|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510140 ""}  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkgen_de2:clkgen0|altpll:\sden:altpll0|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk2 (placed in counter C2 of PLL_1) " "Automatically promoted node clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510140 ""}  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkgen_de2:clkgen0|altpll:\sden:altpll0|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""}  } { { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 11614 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstgen:rst0\|rstoutl  " "Automatically promoted node rstgen:rst0\|rstoutl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdctrl16:\\sdctrl0:sdc\|r.cfg.cke " "Destination node sdctrl16:\\sdctrl0:sdc\|r.cfg.cke" {  } { { "sdctrl16.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/sdctrl16.vhd" 984 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdctrl16:\sdctrl0:sdc|r.cfg.cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 4564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdctrl16:\\sdctrl0:sdc\|r.sdwen " "Destination node sdctrl16:\\sdctrl0:sdc\|r.sdwen" {  } { { "sdctrl16.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/sdctrl16.vhd" 984 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdctrl16:\sdctrl0:sdc|r.sdwen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 4565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdctrl16:\\sdctrl0:sdc\|r.rasn " "Destination node sdctrl16:\\sdctrl0:sdc\|r.rasn" {  } { { "sdctrl16.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/sdctrl16.vhd" 984 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdctrl16:\sdctrl0:sdc|r.rasn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 4566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdctrl16:\\sdctrl0:sdc\|r.casn " "Destination node sdctrl16:\\sdctrl0:sdc\|r.casn" {  } { { "sdctrl16.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/sdctrl16.vhd" 984 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdctrl16:\sdctrl0:sdc|r.casn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 4567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ahbuart:\\dcomgen:dcom0\|dcom_uart:dcom_uart0\|r.tshift\[0\] " "Destination node ahbuart:\\dcomgen:dcom0\|dcom_uart:dcom_uart0\|r.tshift\[0\]" {  } { { "../../lib/gaisler/uart/dcom_uart.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/gaisler/uart/dcom_uart.vhd" 335 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ahbuart:\dcomgen:dcom0|dcom_uart:dcom_uart0|r.tshift[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 5528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mctrl:\\mctrl0:sr1\|r.writen " "Destination node mctrl:\\mctrl0:sr1\|r.writen" {  } { { "../../lib/esa/memoryctrl/mctrl.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/esa/memoryctrl/mctrl.vhd" 1002 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mctrl:\mctrl0:sr1|r.writen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 4841 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apblcd:lcd\|r.e " "Destination node apblcd:lcd\|r.e" {  } { { "apblcd.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/apblcd.vhd" 168 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { apblcd:lcd|r.e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 3968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbps2:\\kbd:ps20\|r.ps2_data_syn " "Destination node apbps2:\\kbd:ps20\|r.ps2_data_syn" {  } { { "../../lib/gaisler/misc/apbps2.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/gaisler/misc/apbps2.vhd" 120 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { apbps2:\kbd:ps20|r.ps2_data_syn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 2522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbps2:\\kbd:ps20\|r.ps2_clk_fall " "Destination node apbps2:\\kbd:ps20\|r.ps2_clk_fall" {  } { { "../../lib/gaisler/misc/apbps2.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/gaisler/misc/apbps2.vhd" 120 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { apbps2:\kbd:ps20|r.ps2_clk_fall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 2523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "apbps2:\\kbd:ps20\|r.tshift\[9\] " "Destination node apbps2:\\kbd:ps20\|r.tshift\[9\]" {  } { { "../../lib/gaisler/misc/apbps2.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/gaisler/misc/apbps2.vhd" 120 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { apbps2:\kbd:ps20|r.tshift[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 2354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1468979510141 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1468979510141 ""}  } { { "../../lib/gaisler/misc/rstgen.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/lib/gaisler/misc/rstgen.vhd" 53 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rstgen:rst0|rstoutl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 10362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 37097 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1468979510142 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 36896 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1468979510143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 36999 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 37000 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 37098 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1468979510143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1468979510143 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/elias/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 0 { 0 ""} 0 36805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1468979510143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1468979512301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468979512328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468979512330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468979512359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468979512395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1468979512426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1468979513408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1468979513436 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1468979513436 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll clk\[1\] vga_clk " "PLL \"clkgen_de2:clkgen0\|altpll:\\sden:altpll0\|pll\" output port clk\[1\] feeds output pin \"vga_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/elias/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clkgen_de2.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/clkgen_de2.vhd" 83 0 0 } } { "leon3mp.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp.vhd" 195 0 0 } } { "leon3mp.vhd" "" { Text "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp.vhd" 100 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1468979513594 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1468979513825 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979519082 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|rstgen:rst0\|rstoutl~clkctrl " "Asynchronous signal \|leon3mp\|rstgen:rst0\|rstoutl~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|resetn " "Asynchronous signal \|leon3mp\|resetn" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|leon3mp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1468979519334 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "6 0 " "Found 6 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1468979519334 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1468979519334 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1468979519358 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979519554 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979520805 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979520817 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979521171 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:09" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1468979523305 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27 " "Ignored I/O standard assignment to node \"CLOCK_27\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_CLK " "Ignored I/O standard assignment to node \"ENET_CLK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_CMD " "Ignored I/O standard assignment to node \"ENET_CMD\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_CS_N " "Ignored I/O standard assignment to node \"ENET_CS_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[0\] " "Ignored I/O standard assignment to node \"ENET_DATA\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[10\] " "Ignored I/O standard assignment to node \"ENET_DATA\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[11\] " "Ignored I/O standard assignment to node \"ENET_DATA\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[12\] " "Ignored I/O standard assignment to node \"ENET_DATA\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[13\] " "Ignored I/O standard assignment to node \"ENET_DATA\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[14\] " "Ignored I/O standard assignment to node \"ENET_DATA\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[15\] " "Ignored I/O standard assignment to node \"ENET_DATA\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[1\] " "Ignored I/O standard assignment to node \"ENET_DATA\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[2\] " "Ignored I/O standard assignment to node \"ENET_DATA\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[3\] " "Ignored I/O standard assignment to node \"ENET_DATA\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[4\] " "Ignored I/O standard assignment to node \"ENET_DATA\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[5\] " "Ignored I/O standard assignment to node \"ENET_DATA\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[6\] " "Ignored I/O standard assignment to node \"ENET_DATA\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[7\] " "Ignored I/O standard assignment to node \"ENET_DATA\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[8\] " "Ignored I/O standard assignment to node \"ENET_DATA\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_DATA\[9\] " "Ignored I/O standard assignment to node \"ENET_DATA\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_INT " "Ignored I/O standard assignment to node \"ENET_INT\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_RD_N " "Ignored I/O standard assignment to node \"ENET_RD_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_RST_N " "Ignored I/O standard assignment to node \"ENET_RST_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET_WR_N " "Ignored I/O standard assignment to node \"ENET_WR_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[0\] " "Ignored I/O standard assignment to node \"HEX4\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[1\] " "Ignored I/O standard assignment to node \"HEX4\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[2\] " "Ignored I/O standard assignment to node \"HEX4\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[3\] " "Ignored I/O standard assignment to node \"HEX4\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[4\] " "Ignored I/O standard assignment to node \"HEX4\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[5\] " "Ignored I/O standard assignment to node \"HEX4\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX4\[6\] " "Ignored I/O standard assignment to node \"HEX4\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[0\] " "Ignored I/O standard assignment to node \"HEX5\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[1\] " "Ignored I/O standard assignment to node \"HEX5\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[2\] " "Ignored I/O standard assignment to node \"HEX5\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[3\] " "Ignored I/O standard assignment to node \"HEX5\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[4\] " "Ignored I/O standard assignment to node \"HEX5\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[5\] " "Ignored I/O standard assignment to node \"HEX5\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX5\[6\] " "Ignored I/O standard assignment to node \"HEX5\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[0\] " "Ignored I/O standard assignment to node \"HEX6\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[1\] " "Ignored I/O standard assignment to node \"HEX6\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[2\] " "Ignored I/O standard assignment to node \"HEX6\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[3\] " "Ignored I/O standard assignment to node \"HEX6\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[4\] " "Ignored I/O standard assignment to node \"HEX6\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[5\] " "Ignored I/O standard assignment to node \"HEX6\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX6\[6\] " "Ignored I/O standard assignment to node \"HEX6\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[0\] " "Ignored I/O standard assignment to node \"HEX7\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[1\] " "Ignored I/O standard assignment to node \"HEX7\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[2\] " "Ignored I/O standard assignment to node \"HEX7\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[3\] " "Ignored I/O standard assignment to node \"HEX7\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[4\] " "Ignored I/O standard assignment to node \"HEX7\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[5\] " "Ignored I/O standard assignment to node \"HEX7\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX7\[6\] " "Ignored I/O standard assignment to node \"HEX7\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_TXD " "Ignored I/O standard assignment to node \"IRDA_TXD\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[0\] " "Ignored I/O standard assignment to node \"KEY\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[1\] " "Ignored I/O standard assignment to node \"KEY\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[2\] " "Ignored I/O standard assignment to node \"KEY\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY\[3\] " "Ignored I/O standard assignment to node \"KEY\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[10\] " "Ignored I/O standard assignment to node \"LEDR\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[11\] " "Ignored I/O standard assignment to node \"LEDR\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[12\] " "Ignored I/O standard assignment to node \"LEDR\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[13\] " "Ignored I/O standard assignment to node \"LEDR\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[14\] " "Ignored I/O standard assignment to node \"LEDR\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[15\] " "Ignored I/O standard assignment to node \"LEDR\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[16\] " "Ignored I/O standard assignment to node \"LEDR\[16\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[17\] " "Ignored I/O standard assignment to node \"LEDR\[17\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK0_N " "Ignored I/O standard assignment to node \"OTG_DACK0_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK1_N " "Ignored I/O standard assignment to node \"OTG_DACK1_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ0 " "Ignored I/O standard assignment to node \"OTG_DREQ0\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ1 " "Ignored I/O standard assignment to node \"OTG_DREQ1\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT0 " "Ignored I/O standard assignment to node \"OTG_INT0\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT1 " "Ignored I/O standard assignment to node \"OTG_INT1\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT " "Ignored I/O standard assignment to node \"SD_DAT\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT3 " "Ignored I/O standard assignment to node \"SD_DAT3\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Ignored I/O standard assignment to node \"SRAM_CE_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Ignored I/O standard assignment to node \"SRAM_LB_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Ignored I/O standard assignment to node \"SRAM_OE_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Ignored I/O standard assignment to node \"SRAM_UB_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Ignored I/O standard assignment to node \"SRAM_WE_N\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[10\] " "Ignored I/O standard assignment to node \"SW\[10\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[11\] " "Ignored I/O standard assignment to node \"SW\[11\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[12\] " "Ignored I/O standard assignment to node \"SW\[12\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[13\] " "Ignored I/O standard assignment to node \"SW\[13\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[14\] " "Ignored I/O standard assignment to node \"SW\[14\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[15\] " "Ignored I/O standard assignment to node \"SW\[15\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[16\] " "Ignored I/O standard assignment to node \"SW\[16\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[17\] " "Ignored I/O standard assignment to node \"SW\[17\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Ignored I/O standard assignment to node \"TD_CLK27\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET " "Ignored I/O standard assignment to node \"TD_RESET\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468979523599 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1468979523599 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/elias/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1468979523613 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1468979523613 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468979523631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1468979526964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468979537072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1468979537221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1468979553348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468979553348 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1468979553390 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979555861 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1468979556155 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1468979556156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979556156 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979558954 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979558967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979559397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979559397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979560077 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1468979560079 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1468979560895 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:10 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:10" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1468979562955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1468979566204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/" { { 1 { 0 "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1468979579211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1468979579211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468979588957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1468979588966 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1468979588966 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1468979588966 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "11.56 " "Total time spent on timing analysis during the Fitter is 11.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1468979589557 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468979589591 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "189 " "Found 189 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "errorn 0 " "Pin \"errorn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[0\] 0 " "Pin \"fl_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[1\] 0 " "Pin \"fl_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[2\] 0 " "Pin \"fl_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[3\] 0 " "Pin \"fl_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[4\] 0 " "Pin \"fl_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[5\] 0 " "Pin \"fl_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[6\] 0 " "Pin \"fl_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_dq\[7\] 0 " "Pin \"fl_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[0\] 0 " "Pin \"gpio_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[1\] 0 " "Pin \"gpio_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[2\] 0 " "Pin \"gpio_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[3\] 0 " "Pin \"gpio_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[4\] 0 " "Pin \"gpio_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[5\] 0 " "Pin \"gpio_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[6\] 0 " "Pin \"gpio_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[7\] 0 " "Pin \"gpio_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[8\] 0 " "Pin \"gpio_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[9\] 0 " "Pin \"gpio_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[10\] 0 " "Pin \"gpio_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[11\] 0 " "Pin \"gpio_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[12\] 0 " "Pin \"gpio_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[13\] 0 " "Pin \"gpio_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[14\] 0 " "Pin \"gpio_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[15\] 0 " "Pin \"gpio_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[16\] 0 " "Pin \"gpio_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[17\] 0 " "Pin \"gpio_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[18\] 0 " "Pin \"gpio_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[19\] 0 " "Pin \"gpio_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[20\] 0 " "Pin \"gpio_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[21\] 0 " "Pin \"gpio_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[22\] 0 " "Pin \"gpio_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[23\] 0 " "Pin \"gpio_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[24\] 0 " "Pin \"gpio_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[25\] 0 " "Pin \"gpio_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[26\] 0 " "Pin \"gpio_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[27\] 0 " "Pin \"gpio_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[28\] 0 " "Pin \"gpio_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[29\] 0 " "Pin \"gpio_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[30\] 0 " "Pin \"gpio_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_0\[31\] 0 " "Pin \"gpio_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[0\] 0 " "Pin \"gpio_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[1\] 0 " "Pin \"gpio_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[2\] 0 " "Pin \"gpio_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[3\] 0 " "Pin \"gpio_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[4\] 0 " "Pin \"gpio_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[5\] 0 " "Pin \"gpio_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[6\] 0 " "Pin \"gpio_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[7\] 0 " "Pin \"gpio_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[8\] 0 " "Pin \"gpio_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[9\] 0 " "Pin \"gpio_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[10\] 0 " "Pin \"gpio_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[11\] 0 " "Pin \"gpio_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[12\] 0 " "Pin \"gpio_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[13\] 0 " "Pin \"gpio_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[14\] 0 " "Pin \"gpio_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[15\] 0 " "Pin \"gpio_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[16\] 0 " "Pin \"gpio_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[17\] 0 " "Pin \"gpio_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[18\] 0 " "Pin \"gpio_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[19\] 0 " "Pin \"gpio_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[20\] 0 " "Pin \"gpio_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[21\] 0 " "Pin \"gpio_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[22\] 0 " "Pin \"gpio_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[23\] 0 " "Pin \"gpio_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[24\] 0 " "Pin \"gpio_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[25\] 0 " "Pin \"gpio_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[26\] 0 " "Pin \"gpio_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[27\] 0 " "Pin \"gpio_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[28\] 0 " "Pin \"gpio_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[29\] 0 " "Pin \"gpio_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[30\] 0 " "Pin \"gpio_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[31\] 0 " "Pin \"gpio_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_clk 0 " "Pin \"ps2_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_dat 0 " "Pin \"ps2_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[0\] 0 " "Pin \"fl_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[1\] 0 " "Pin \"fl_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[2\] 0 " "Pin \"fl_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[3\] 0 " "Pin \"fl_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[4\] 0 " "Pin \"fl_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[5\] 0 " "Pin \"fl_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[6\] 0 " "Pin \"fl_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[7\] 0 " "Pin \"fl_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[8\] 0 " "Pin \"fl_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[9\] 0 " "Pin \"fl_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[10\] 0 " "Pin \"fl_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[11\] 0 " "Pin \"fl_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[12\] 0 " "Pin \"fl_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[13\] 0 " "Pin \"fl_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[14\] 0 " "Pin \"fl_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[15\] 0 " "Pin \"fl_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[16\] 0 " "Pin \"fl_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[17\] 0 " "Pin \"fl_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[18\] 0 " "Pin \"fl_addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[19\] 0 " "Pin \"fl_addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[20\] 0 " "Pin \"fl_addr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_addr\[21\] 0 " "Pin \"fl_addr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ba_0 0 " "Pin \"dram_ba_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ba_1 0 " "Pin \"dram_ba_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_clk 0 " "Pin \"dram_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_txd 0 " "Pin \"uart_txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dsuact 0 " "Pin \"dsuact\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_oe_n 0 " "Pin \"fl_oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_we_n 0 " "Pin \"fl_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_rst_n 0 " "Pin \"fl_rst_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fl_ce_n 0 " "Pin \"fl_ce_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_blon 0 " "Pin \"lcd_blon\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_clk 0 " "Pin \"vga_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hs 0 " "Pin \"vga_hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vs 0 " "Pin \"vga_vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[4\] 0 " "Pin \"vga_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[5\] 0 " "Pin \"vga_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[6\] 0 " "Pin \"vga_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[7\] 0 " "Pin \"vga_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[8\] 0 " "Pin \"vga_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[9\] 0 " "Pin \"vga_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[4\] 0 " "Pin \"vga_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[5\] 0 " "Pin \"vga_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[6\] 0 " "Pin \"vga_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[7\] 0 " "Pin \"vga_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[8\] 0 " "Pin \"vga_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[9\] 0 " "Pin \"vga_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[4\] 0 " "Pin \"vga_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[5\] 0 " "Pin \"vga_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[6\] 0 " "Pin \"vga_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[7\] 0 " "Pin \"vga_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[8\] 0 " "Pin \"vga_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[9\] 0 " "Pin \"vga_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468979590066 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1468979590066 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468979596350 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468979597354 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468979604285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468979605610 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1468979605890 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1468979606147 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1468979606154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp_quartus.fit.smsg " "Generated suppressed messages file /mnt/D/CEFET/TCC/Repositorio/Leon3/designs/leon3-altera-de2-ep2c35/leon3mp_quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1468979607639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 496 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 496 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468979611570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 19 22:53:31 2016 " "Processing ended: Tue Jul 19 22:53:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468979611570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468979611570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468979611570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1468979611570 ""}
