# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xdft.srcs/sources_1/ip/float_to_fixed18_0/sim/float_to_fixed18_0.vhd" \
"../../../../xdft.srcs/sim_1/new/fixed_tb.vhd" \

# Do not sort compile order
nosort
