<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project_9632644.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Add_SubForDivider.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Add_SubForMultiplier.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AndTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CuForDivider.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CuForMultiPlier.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CuForMultiPlier_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DivTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DivTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Divider.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Divider.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Divider_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Divider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Execute.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecuteTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MIPS.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPSTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPSTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Multiplier.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Multiplier.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Multiplier.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Multiplier.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplier.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Multiplier.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Multiplier.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Multiplier.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Multiplier_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Multiplier_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Multiplier_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultiplyTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiplyTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SrForDivider.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SrForMultiplier.tfi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="alu.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="aluControl.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aluControlTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aluTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="aluTest_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cache_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controlUnit.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlUnitTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="decode.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="decode.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="decode.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="decode.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="decode.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="decode.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decode.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="decode.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decodeTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decode_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decode_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decode_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dividerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fetch.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fetch.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetchTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetchTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fetch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fetch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="instruction_memory.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="instruction_memoryTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="multiplexer_16.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="multiplexer_16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="multiplexer_16.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_16Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux3.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="myAnd.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="myDataMem.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="myDivTwoTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myDivTwoTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="myMulTwoTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myMulTwoTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="myregEXMEM.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="myregMEMWB.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="produceClock.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="regIDEX.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regIDEXTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="regIFID.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="registerFile.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registerFileTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerFileTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="signExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="signExtend.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="signExtend.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="signExtend.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1604955123" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1604955123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612192191" xil_pn:in_ck="-9149428778927648118" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1612192191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_SubForDivider.v"/>
      <outfile xil_pn:name="Add_SubForMultiplier.v"/>
      <outfile xil_pn:name="AndTest.v"/>
      <outfile xil_pn:name="CuForDivider.v"/>
      <outfile xil_pn:name="CuForMultiPlier.v"/>
      <outfile xil_pn:name="DivTest.v"/>
      <outfile xil_pn:name="Divider.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ExecuteTest.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPSTest.v"/>
      <outfile xil_pn:name="Multiplier.v"/>
      <outfile xil_pn:name="MultiplyTest.v"/>
      <outfile xil_pn:name="SrForDivider.v"/>
      <outfile xil_pn:name="SrForMultiplier.v"/>
      <outfile xil_pn:name="adderTest.v"/>
      <outfile xil_pn:name="adderaddress.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluControl.v"/>
      <outfile xil_pn:name="aluControlTest.v"/>
      <outfile xil_pn:name="aluTest.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="controlUnitTest.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decodeTest.v"/>
      <outfile xil_pn:name="dividerTest.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fetchTest.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="instruction_memoryTest.v"/>
      <outfile xil_pn:name="multiplexer_16.v"/>
      <outfile xil_pn:name="multiplexer_16Test.v"/>
      <outfile xil_pn:name="mux3.v"/>
      <outfile xil_pn:name="myAnd.v"/>
      <outfile xil_pn:name="myDataMem.v"/>
      <outfile xil_pn:name="myMulTwoTest.v"/>
      <outfile xil_pn:name="myregEXMEM.v"/>
      <outfile xil_pn:name="myregMEMWB.v"/>
      <outfile xil_pn:name="pcTest.v"/>
      <outfile xil_pn:name="pc_reg.v"/>
      <outfile xil_pn:name="produceClock.v"/>
      <outfile xil_pn:name="regIDEX.v"/>
      <outfile xil_pn:name="regIDEXTest.v"/>
      <outfile xil_pn:name="regIFID.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="registerFileTest.v"/>
      <outfile xil_pn:name="signExtend.v"/>
    </transform>
    <transform xil_pn:end_ts="1612192336" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1420828261099621488" xil_pn:start_ts="1612192336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612192336" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2126379721768811748" xil_pn:start_ts="1612192336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612100323" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6980196738605118909" xil_pn:start_ts="1612100323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612192191" xil_pn:in_ck="-9149428778927648118" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1612192191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_SubForDivider.v"/>
      <outfile xil_pn:name="Add_SubForMultiplier.v"/>
      <outfile xil_pn:name="AndTest.v"/>
      <outfile xil_pn:name="CuForDivider.v"/>
      <outfile xil_pn:name="CuForMultiPlier.v"/>
      <outfile xil_pn:name="DivTest.v"/>
      <outfile xil_pn:name="Divider.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ExecuteTest.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPSTest.v"/>
      <outfile xil_pn:name="Multiplier.v"/>
      <outfile xil_pn:name="MultiplyTest.v"/>
      <outfile xil_pn:name="SrForDivider.v"/>
      <outfile xil_pn:name="SrForMultiplier.v"/>
      <outfile xil_pn:name="adderTest.v"/>
      <outfile xil_pn:name="adderaddress.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluControl.v"/>
      <outfile xil_pn:name="aluControlTest.v"/>
      <outfile xil_pn:name="aluTest.v"/>
      <outfile xil_pn:name="cache.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="controlUnitTest.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decodeTest.v"/>
      <outfile xil_pn:name="dividerTest.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fetchTest.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="instruction_memoryTest.v"/>
      <outfile xil_pn:name="multiplexer_16.v"/>
      <outfile xil_pn:name="multiplexer_16Test.v"/>
      <outfile xil_pn:name="mux3.v"/>
      <outfile xil_pn:name="myAnd.v"/>
      <outfile xil_pn:name="myDataMem.v"/>
      <outfile xil_pn:name="myMulTwoTest.v"/>
      <outfile xil_pn:name="myregEXMEM.v"/>
      <outfile xil_pn:name="myregMEMWB.v"/>
      <outfile xil_pn:name="pcTest.v"/>
      <outfile xil_pn:name="pc_reg.v"/>
      <outfile xil_pn:name="produceClock.v"/>
      <outfile xil_pn:name="regIDEX.v"/>
      <outfile xil_pn:name="regIDEXTest.v"/>
      <outfile xil_pn:name="regIFID.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="registerFileTest.v"/>
      <outfile xil_pn:name="signExtend.v"/>
    </transform>
    <transform xil_pn:end_ts="1612192341" xil_pn:in_ck="-9149428778927648118" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8701235595113504016" xil_pn:start_ts="1612192336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSTest_beh.prj"/>
      <outfile xil_pn:name="MIPSTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1612192342" xil_pn:in_ck="-4315384281952733448" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4011389434996627603" xil_pn:start_ts="1612192341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1605009748" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1605009748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6232871461057528740" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6980196738605118909" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5762625869467080144" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114388" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3313941604521271865" xil_pn:start_ts="1612114388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1612114725" xil_pn:in_ck="-5803036969545162916" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1475824412287289305" xil_pn:start_ts="1612114618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Divider.ngr"/>
      <outfile xil_pn:name="MIPS.lso"/>
      <outfile xil_pn:name="MIPS.ngc"/>
      <outfile xil_pn:name="MIPS.ngr"/>
      <outfile xil_pn:name="MIPS.prj"/>
      <outfile xil_pn:name="MIPS.stx"/>
      <outfile xil_pn:name="MIPS.syr"/>
      <outfile xil_pn:name="MIPS.xst"/>
      <outfile xil_pn:name="MIPSTest_stx_beh.prj"/>
      <outfile xil_pn:name="MIPS_xst.xrpt"/>
      <outfile xil_pn:name="Multiplier.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="decode.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
