# crypto-coprocessor

Crypto coprocessor project written in Verilog.

src folder contains design files.

sim folder contains testbench files.

Controller is the top module and tb_controller is its testbench.
The same rule can be applied to the other design and testbench files.
