<div id="pf1fe" class="pf w0 h0" data-page-no="1fe"><div class="pc pc1fe w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1fe.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Selectable interrupt on rising-edge, falling-edge, or both rising or falling edges of the</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">comparator output</div><div class="t m0 x33 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Selectable inversion on comparator output</div><div class="t m0 x33 hf y79d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Capability to produce a wide range of outputs such as:</div><div class="t m0 x2 hf y6db ff3 fs5 fc0 sc0 ls0 ws199">• Sampled</div><div class="t m0 x2 hf y1ee9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Windowed, which is ideal for certain PWM zero-crossing-detection applications</div><div class="t m0 x2 hf y1eea ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Digitally filtered:</div><div class="t m0 x29 hf y1eeb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Filter can be bypassed</div><div class="t m0 x29 hf y1eec ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Can be clocked via external SAMPLE signal or scaled bus clock</div><div class="t m0 x33 hf y1eed ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>External hysteresis can be used at the same time that the output filter is used for</div><div class="t m0 x117 hf y2ca4 ff3 fs5 fc0 sc0 ls0 ws0">internal functions</div><div class="t m0 x33 hf y2ca5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Two software selectable performance levels:</div><div class="t m0 x2 hf y2ca6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Shorter propagation delay at the expense of higher power</div><div class="t m0 x2 hf y2ca7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low power, with longer propagation delay</div><div class="t m0 x33 hf y2ca8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>DMA transfer support</div><div class="t m0 x2 hf y2ca9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>A comparison event can be selected to trigger a DMA transfer</div><div class="t m0 x33 hf y2caa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Functional in all modes of operation</div><div class="t m0 x33 hf y2cab ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The window and filter functions are not available in the following modes:</div><div class="t m0 x2 hf y2cac ff3 fs5 fc0 sc0 ls0 ws199">• Stop</div><div class="t m0 x2 hf y2cad ff3 fs5 fc0 sc0 ls0 ws199">• VLPS</div><div class="t m0 x2 hf y2cae ff3 fs5 fc0 sc0 ls0 ws199">• LLS</div><div class="t m0 x2 hf y2caf ff3 fs5 fc0 sc0 ls0 ws199">• VLLSx</div><div class="t m0 x9 hd y2cb0 ff1 fs7 fc0 sc0 ls0 ws0">29.3<span class="_ _b"> </span>6-bit DAC key features</div><div class="t m0 x33 hf y2cb1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>6-bit resolution</div><div class="t m0 x33 hf y2cb2 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Selectable supply reference source</div><div class="t m0 x33 hf y2cb3 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Power Down mode to conserve power when not in use</div><div class="t m0 x33 hf y2cb4 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Option to route the output to internal comparator input</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">6-bit DAC key features</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">510<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
