
---------- Begin Simulation Statistics ----------
final_tick                               2160548092000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702520                       # Number of bytes of host memory used
host_op_rate                                    59698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39570.91                       # Real time elapsed on the host
host_tick_rate                               54599402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354693344                       # Number of instructions simulated
sim_ops                                    2362302259                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.160548                       # Number of seconds simulated
sim_ticks                                2160548092000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.630228                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292666737                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           345818205                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18830790                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468475387                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46569715                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47021930                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          452215                       # Number of indirect misses.
system.cpu0.branchPred.lookups              600998008                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963001                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801860                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13397864                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554991170                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74749671                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419502                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      195430236                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224635842                       # Number of instructions committed
system.cpu0.commit.committedOps            2228443000                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3868977384                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.575977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396575                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2830114007     73.15%     73.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    621117890     16.05%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    141394126      3.65%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135156526      3.49%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40744644      1.05%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7455986      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6900332      0.18%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11344202      0.29%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74749671      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3868977384                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160889                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150747930                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691520558                       # Number of loads committed
system.cpu0.commit.membars                    7608889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608898      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238645300     55.58%     55.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695322406     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264748067     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228443000                       # Class of committed instruction
system.cpu0.commit.refs                     960070508                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224635842                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228443000                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.939168                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.939168                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            684356446                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5452153                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290709033                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2453222561                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1470690453                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1719096922                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13424636                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17731058                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13880061                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  600998008                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                433948467                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2418310060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9139776                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          228                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2481076588                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          411                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37715248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139315                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1464280107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339236452                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575130                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3901448518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874052                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2108543036     54.05%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1341998622     34.40%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276386866      7.08%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135083524      3.46%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20927943      0.54%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13724870      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  965640      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809942      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8075      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3901448518                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       58                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      412494756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13591778                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579467503                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559362                       # Inst execution rate
system.cpu0.iew.exec_refs                  1074038319                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296401319                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              571138800                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772823694                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811748                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6366910                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298615260                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2423840218                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777637000                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6950542                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2413054563                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3960100                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11936479                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13424636                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20423231                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       188936                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        46001877                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        66550                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26761                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15291163                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81303136                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30065310                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26761                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1952721                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11639057                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1015607273                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2391173644                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855742                       # average fanout of values written-back
system.cpu0.iew.wb_producers                869098105                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554290                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2391431360                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2942231573                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1532482923                       # number of integer regfile writes
system.cpu0.ipc                              0.515685                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515685                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611855      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1314242410     54.31%     54.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332360      0.76%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802703      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           782935205     32.35%     87.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          293080499     12.11%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2420005106                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     77                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                151                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           70                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               115                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4587281                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001896                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 781734     17.04%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3321604     72.41%     89.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               483940     10.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2416980455                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8746335733                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2391173574                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2619262650                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2412419103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2420005106                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      195397214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           289874                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33038981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3901448518                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.620284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2144580068     54.97%     54.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1223309835     31.36%     86.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435766387     11.17%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77743263      1.99%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11826347      0.30%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5794055      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1584605      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             602249      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             241709      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3901448518                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560973                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33511057                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5689334                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772823694                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298615260                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2910                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4313943274                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7154135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              617618559                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421215730                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24717772                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1484950472                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18993435                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54795                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2978475866                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2439119404                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1569641312                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1716856448                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23385785                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13424636                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             67946190                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148425577                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               58                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2978475808                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        652213                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8910                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53112474                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8909                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6218063769                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4880280676                       # The number of ROB writes
system.cpu0.timesIdled                       45349553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.693489                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17896843                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19101480                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1786123                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32390688                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            915545                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         923818                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8273                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35552757                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46557                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378754                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515278                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3386138                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14390435                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057502                       # Number of instructions committed
system.cpu1.commit.committedOps             133859259                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677507795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.885279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    623419488     92.02%     92.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26511392      3.91%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8252433      1.22%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8759284      1.29%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2494168      0.37%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       861104      0.13%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3572663      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       251125      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3386138      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677507795                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456875                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263501                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888395                       # Number of loads committed
system.cpu1.commit.membars                    7603281                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603281      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444721     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689970     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121143      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133859259                       # Class of committed instruction
system.cpu1.commit.refs                      48811125                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057502                       # Number of Instructions Simulated
system.cpu1.committedOps                    133859259                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.240979                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.240979                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            600285906                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423273                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17175923                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153935389                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18991537                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50911449                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1380268                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1071529                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8683786                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35552757                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19240715                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657668013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               209470                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     154947805                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3575280                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052159                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20797259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18812388                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227320                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         680252946                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.233369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.686079                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               585406557     86.06%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54832276      8.06%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24179340      3.55%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10326165      1.52%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3815794      0.56%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  840065      0.12%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852428      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     160      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           680252946                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1375681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1499928                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31514188                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211134                       # Inst execution rate
system.cpu1.iew.exec_refs                    51902826                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12329788                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              517502258                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40089917                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802243                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1266269                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12638782                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148236231                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39573038                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1415348                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143915041                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3592783                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4155156                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1380268                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11837159                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        50002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1129034                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32209                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1870                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4071                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3201522                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       716052                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1870                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       511377                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988551                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84265592                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142980360                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851347                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71739265                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209763                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143028546                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179004885                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96157020                       # number of integer regfile writes
system.cpu1.ipc                              0.190804                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190804                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603389      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85404399     58.77%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43746648     30.10%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8575805      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145330389                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4177720                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028746                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 764064     18.29%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3050007     73.01%     91.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               363646      8.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141904705                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         975366366                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142980348                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162614680                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136830556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145330389                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405675                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14376971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           274949                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           259                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5798851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    680252946                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213642                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.687960                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          593029598     87.18%     87.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55084700      8.10%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18343562      2.70%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6148976      0.90%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5345265      0.79%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             755136      0.11%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1019261      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             372253      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             154195      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      680252946                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213211                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23694371                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2167325                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40089917                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12638782                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       681628627                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3639457523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              555886819                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318776                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24469533                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22313214                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4434937                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46305                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189719742                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151986822                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102065756                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54261789                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16287933                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1380268                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46383520                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12746980                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189719730                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27336                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               611                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50132355                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   822371117                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299253032                       # The number of ROB writes
system.cpu1.timesIdled                          28904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15725690                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2962                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15807031                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                378745                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20806786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41486497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       305910                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       189591                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134187350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10083755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268361667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10273346                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16110620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5720275                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14959343                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              401                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            284                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4693240                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4693232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16110620                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2334                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62290349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62290349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1697544128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1697544128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              573                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20806879                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20806879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20806879                       # Request fanout histogram
system.membus.respLayer1.occupancy       107698966199                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69837924752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    511010142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   693839541.246252                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1595063500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2156971021000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3577071000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    374656751                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       374656751                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    374656751                       # number of overall hits
system.cpu0.icache.overall_hits::total      374656751                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59291716                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59291716                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59291716                       # number of overall misses
system.cpu0.icache.overall_misses::total     59291716                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 830808333993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 830808333993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 830808333993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 830808333993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    433948467                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    433948467                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    433948467                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    433948467                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136633                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136633                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136633                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136633                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14012.216040                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14012.216040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14012.216040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14012.216040                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3459                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.383562                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55449418                       # number of writebacks
system.cpu0.icache.writebacks::total         55449418                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3842262                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3842262                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3842262                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3842262                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55449454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55449454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55449454                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55449454                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 739180630496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 739180630496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 739180630496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 739180630496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127779                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127779                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127779                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127779                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13330.710714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13330.710714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13330.710714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13330.710714                       # average overall mshr miss latency
system.cpu0.icache.replacements              55449418                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    374656751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      374656751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59291716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59291716                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 830808333993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 830808333993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    433948467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    433948467                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136633                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136633                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14012.216040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14012.216040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3842262                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3842262                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55449454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55449454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 739180630496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 739180630496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127779                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127779                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13330.710714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13330.710714                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          430105936                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55449420                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.756726                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        923346386                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       923346386                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875575964                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875575964                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875575964                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875575964                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104840665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104840665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104840665                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104840665                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2487043920764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2487043920764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2487043920764                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2487043920764                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980416629                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980416629                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980416629                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980416629                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106935                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106935                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106935                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106935                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23722.130347                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23722.130347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23722.130347                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23722.130347                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12343626                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       764128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           238232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8742                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.813468                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.408831                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74983226                       # number of writebacks
system.cpu0.dcache.writebacks::total         74983226                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31315869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31315869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31315869                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31315869                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73524796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73524796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73524796                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73524796                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1290638220175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1290638220175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1290638220175                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1290638220175                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074993                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17553.781722                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17553.781722                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17553.781722                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17553.781722                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74983226                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    632961162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      632961162                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82713255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82713255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1631198042000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1631198042000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715674417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715674417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115574                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19721.120176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19721.120176                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18978629                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18978629                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63734626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63734626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 968976947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 968976947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089055                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089055                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15203.304825                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15203.304825                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242614802                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242614802                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22127410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22127410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 855845878764                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 855845878764                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264742212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264742212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083581                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083581                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38678.086534                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38678.086534                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12337240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12337240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9790170                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9790170                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 321661273175                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 321661273175                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036980                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036980                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32855.535009                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32855.535009                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    230104500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    230104500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.472550                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.472550                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 82004.454740                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82004.454740                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2789                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2789                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1118000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65764.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65764.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       580000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       580000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024668                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       436000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       436000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024498                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024498                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3027.777778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3027.777778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336106                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465754                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465754                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127501481500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127501481500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801860                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86986.957907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86986.957907                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465754                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465754                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126035727500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126035727500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85986.957907                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85986.957907                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995565                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          952911337                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74990240                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.707138                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995565                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2043450882                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2043450882                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54771255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70457230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              824412                       # number of demand (read+write) hits
system.l2.demand_hits::total                126076884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54771255                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70457230                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23987                       # number of overall hits
system.l2.overall_hits::.cpu1.data             824412                       # number of overall hits
system.l2.overall_hits::total               126076884                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            678195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4522574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2882314                       # number of demand (read+write) misses
system.l2.demand_misses::total                8092888                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           678195                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4522574                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9805                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2882314                       # number of overall misses
system.l2.overall_misses::total               8092888                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  54874814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 427994328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    886734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 298393620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     782149497000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  54874814000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 427994328500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    886734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 298393620500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    782149497000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55449450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74979804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3706726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134169772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55449450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74979804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3706726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134169772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.290157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.777590                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060318                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.290157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.777590                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060318                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80913.032387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94635.118961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90436.919939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103525.715970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96646.524331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80913.032387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94635.118961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90436.919939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103525.715970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96646.524331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 35                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             35                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12026824                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5720275                       # number of writebacks
system.l2.writebacks::total                   5720275                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         451045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         215010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              666311                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        451045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        215010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             666311                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       677983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4071529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2667304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7426577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       677983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4071529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2667304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13961689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21388266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  48082557000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 352321017500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    787224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 252348696008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 653539494508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  48082557000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 352321017500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    787224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 252348696008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1086289329096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1739828823604                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.288855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.719585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.288855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.719585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70920.003894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86532.852277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80649.933408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94608.149655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88000.096748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70920.003894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86532.852277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80649.933408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94608.149655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77805.008341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81345.015234                       # average overall mshr miss latency
system.l2.replacements                       30301841                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17955130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17955130                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17955130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17955130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115918261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115918261                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115918261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115918261                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13961689                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13961689                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1086289329096                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1086289329096                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77805.008341                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77805.008341                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data          700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   967.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1701500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1842000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.867347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20021.739130                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.964286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.964286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       542500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       542500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.964286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20092.592593                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20092.592593                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8371281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           347045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8718326                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2874347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2155589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5029936                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 279265724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223975328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  503241053000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11245628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13748262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.255597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97157.971706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103904.468106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100049.196053                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       249715                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       133663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           383378                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2624632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2021926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4646558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 232149778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 191407780004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 423557558004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.233391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.337974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88450.410572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94666.065921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91155.121276                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54771255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54795242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       678195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           688000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  54874814000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    886734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  55761548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55449450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55483242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.290157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80913.032387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90436.919939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81048.761628                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          212                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       677983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       687744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  48082557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    787224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  48869781000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.288855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70920.003894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80649.933408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71058.098653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62085949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       477367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62563316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1648227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       726725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2374952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148728604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  74418292000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 223146896000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63734176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1204092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64938268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.603546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90235.510036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102402.273212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93958.486740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       201330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       282677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1446897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       645378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2092275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 120171239500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60940916004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181112155504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.535987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83054.453427                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94426.701877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86562.309211                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                81                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3001                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3133                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     55542000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4968500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     60510500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3071                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.977206                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.974798                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18507.830723                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37640.151515                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19313.916374                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          762                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          809                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2324                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     44141491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1689499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     45830990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.729078                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.594406                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.723086                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19714.824029                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19876.458824                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19720.735800                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999966                       # Cycle average of tags in use
system.l2.tags.total_refs                   280754010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30302721                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.264977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.245213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.711590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.647661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.222255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.166992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.361984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2174674873                       # Number of tag accesses
system.l2.tags.data_accesses               2174674873                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      43390976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     262342208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        624768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     172098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    852990016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1331446528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     43390976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       624768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      44015744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    366097600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       366097600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         677984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4099097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2689040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13327969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20803852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5720275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5720275                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20083319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121423915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           289171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79655047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    394802605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             616254057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20083319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       289171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20372490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169446633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169446633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169446633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20083319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121423915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          289171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79655047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    394802605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            785700691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5484316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    677984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3815450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2604173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13294211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013497344750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       337434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       337434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            39405620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5162980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20803852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5720275                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20803852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5720275                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 402272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                235959                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            956330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            969789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1207689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2057206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1870737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2007470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1260256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1252557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1562451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1158959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1122294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           995776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1032974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1002059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           957733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           987300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            346680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            394742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            386564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            397379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           296058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 630638981387                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               102007900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1013168606387                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30911.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49661.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15574512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2964383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20803852                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5720275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4545414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4552334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4444022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2374044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1962483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1406584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  418469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  307450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  217768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 130064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 330203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 357501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 360014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 360851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 362611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 367831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 358973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 347694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7346969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.493422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.604293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.382967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2104070     28.64%     28.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3415530     46.49%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       713992      9.72%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       471794      6.42%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       181855      2.48%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87281      1.19%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        80743      1.10%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50900      0.69%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       240804      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7346969                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       337434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.460855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.975953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    452.275549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       337429    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        337434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       337434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           299387     88.72%     88.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4006      1.19%     89.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24653      7.31%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6525      1.93%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2148      0.64%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              508      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              139      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        337434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1305701120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25745408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350994816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1331446528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            366097600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       604.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    616.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2160548011500                       # Total gap between requests
system.mem_ctrls.avgGap                      81455.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     43390976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    244188800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       624768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    166667072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    850829504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350994816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20083318.747065410018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113021691.534742295742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 289171.068356852862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77141107.211234435439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 393802622.191295325756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162456377.295951426029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       677984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4099097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2689040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13327969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5720275                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20151250815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 185325004948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    376754706                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 141405200685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 665910395233                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51606580614934                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29722.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45211.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38594.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52585.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49963.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9021695.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24255101220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12891880650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62971558440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13678675920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170551536480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     397742267640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     494709610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1176800630910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.676897                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1281540796516                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72145320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 806861975484                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28202328840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14989866705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         82695722760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14949338760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170551536480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     685590942960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     252310726080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1249290462585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.228491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 648629432928                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72145320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1439773339072                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20912239545.977013                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100945502621.754105                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 787124040500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   341183251500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1819364840500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19201162                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19201162                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19201162                       # number of overall hits
system.cpu1.icache.overall_hits::total       19201162                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39553                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39553                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39553                       # number of overall misses
system.cpu1.icache.overall_misses::total        39553                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1355138000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1355138000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1355138000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1355138000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19240715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19240715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19240715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19240715                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002056                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34261.320254                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34261.320254                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34261.320254                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34261.320254                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          342                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33760                       # number of writebacks
system.cpu1.icache.writebacks::total            33760                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5761                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5761                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5761                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33792                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33792                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33792                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1205270000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1205270000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1205270000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1205270000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001756                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001756                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001756                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001756                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35667.317708                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35667.317708                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35667.317708                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35667.317708                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19201162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19201162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39553                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1355138000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1355138000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19240715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19240715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34261.320254                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34261.320254                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5761                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5761                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33792                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1205270000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1205270000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35667.317708                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35667.317708                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.194422                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18174476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33760                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           538.343483                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        369124500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.194422                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38515222                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38515222                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37823936                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37823936                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37823936                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37823936                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8558250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8558250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8558250                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8558250                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 733124986211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 733124986211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 733124986211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 733124986211                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46382186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46382186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46382186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46382186                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184516                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85662.955185                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85662.955185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85662.955185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85662.955185                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3665638                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       419744                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            51671                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4805                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.941882                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.355671                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3706782                       # number of writebacks
system.cpu1.dcache.writebacks::total          3706782                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6195593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6195593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6195593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6195593                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2362657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2362657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2362657                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2362657                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 195226996792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 195226996792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 195226996792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 195226996792                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050939                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82630.274641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82630.274641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82630.274641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82630.274641                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3706782                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33096359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33096359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5165127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5165127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 377419242500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 377419242500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38261486                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38261486                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134995                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134995                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73070.660702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73070.660702                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3960371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3960371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1204756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1204756                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82455779000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82455779000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68441.891138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68441.891138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4727577                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4727577                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3393123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3393123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 355705743711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 355705743711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120700                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.417836                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.417836                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104831.373254                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104831.373254                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2235222                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2235222                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157901                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157901                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112771217792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112771217792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142586                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142586                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97392.797650                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97392.797650                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5544000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5544000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329193                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329193                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34867.924528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34867.924528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1347500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1347500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.314159                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.314159                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9489.436620                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9489.436620                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1206500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1206500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.314159                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.314159                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8496.478873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8496.478873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2449844                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2449844                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351731                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121255718000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121255718000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355571                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355571                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89704.029870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89704.029870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351731                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119903987000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119903987000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355571                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355571                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88704.029870                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88704.029870                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.595831                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43987242                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3714246                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.842846                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        369136000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.595831                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104083666                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104083666                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2160548092000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120422597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23675405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116218047                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24581566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         21054842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             413                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            698                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13761978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13761978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55483245                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64939353                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166348320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224956913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       101344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11128216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402534793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7097527488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9597634112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4323328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474464320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17173949248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51372062                       # Total snoops (count)
system.tol2bus.snoopTraffic                 367045696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        185545172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238295                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              174951809     94.29%     94.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10403592      5.61%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 189745      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          185545172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268354013494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112486441716                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83241477630                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5572981328                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50724427                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9825924415500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704368                       # Number of bytes of host memory used
host_op_rate                                    44593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                190421.07                       # Real time elapsed on the host
host_tick_rate                               40254874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482894602                       # Number of instructions simulated
sim_ops                                    8491502506                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.665376                       # Number of seconds simulated
sim_ticks                                7665376323500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.931970                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              532556847                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           555140116                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36883224                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        610028010                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            624462                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         637391                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12929                       # Number of indirect misses.
system.cpu0.branchPred.lookups              611944094                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9791                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        499335                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36867705                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 403863377                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105455225                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1505706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      592427914                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3061261617                       # Number of instructions committed
system.cpu0.commit.committedOps            3061761220                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  15214079164                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.201245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.082829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  14464901241     95.08%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    269007542      1.77%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70451470      0.46%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21485882      0.14%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21491249      0.14%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20297325      0.13%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    130624939      0.86%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    110364291      0.73%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105455225      0.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  15214079164                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1017769591                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1577389                       # Number of function calls committed.
system.cpu0.commit.int_insts               2536886916                       # Number of committed integer instructions.
system.cpu0.commit.loads                    833651090                       # Number of loads committed
system.cpu0.commit.membars                     995583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       996594      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1573991274     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     397969463     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94411299      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31476950      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31477337      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      467677750     15.27%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1311478      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366472675     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64506104      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3061761220                       # Class of committed instruction
system.cpu0.commit.refs                     899968007                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3061261617                       # Number of Instructions Simulated
system.cpu0.committedOps                   3061761220                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.006177                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.006177                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          14011972272                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15670                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           448525569                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3980547641                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223140537                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                799714058                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38912598                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23402                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            237584677                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  611944094                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114833693                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  15150659085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               740343                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4658396216                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77856244                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039931                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121736791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         533181309                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.303969                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       15311324142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.304284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.832703                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             12404457951     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2199861558     14.37%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97887144      0.64%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               451947102      2.95%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29299461      0.19%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1553801      0.01%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101683027      0.66%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24620590      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13508      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         15311324142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095590131                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974532302                       # number of floating regfile writes
system.cpu0.idleCycles                       13894584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38639915                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               446139839                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328508                       # Inst execution rate
system.cpu0.iew.exec_refs                  2720467843                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67356982                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             6394186169                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            994342912                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            583776                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         32795678                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76458771                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3643871006                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2653110861                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33649547                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5034455558                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              55025354                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           4115653764                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38912598                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           4222280948                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    190810267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          995098                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2341701                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    160691822                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10141854                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2341701                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9961070                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28678845                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2838320065                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3245617920                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811397                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2303004934                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.211783                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3250915781                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5290289432                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763612197                       # number of integer regfile writes
system.cpu0.ipc                              0.199753                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.199753                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           999580      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732374297     34.18%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13590      0.00%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2002      0.00%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402684588      7.95%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1002      0.00%     42.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103338935      2.04%     44.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32459573      0.64%     44.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32351697      0.64%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1612497971     31.82%     77.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328185      0.03%     77.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1052995197     20.78%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65603718      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5068105104                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1999217016                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3722140350                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039614664                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1415129451                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  622413683                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122810                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               28372507      4.56%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2844      0.00%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               226122      0.04%      4.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               59834      0.01%      4.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            162119473     26.05%     30.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               79612      0.01%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             315703698     50.72%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9941      0.00%     81.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        115839648     18.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3690302191                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       22366590142                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2206003256                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2813191501                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3642146262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5068105104                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1724744                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      582109789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18782458                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        219038                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    550197891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  15311324142                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.331004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.064728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        13388956163     87.44%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          731608863      4.78%     92.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          333768143      2.18%     94.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          227315299      1.48%     95.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          356942439      2.33%     98.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          166142660      1.09%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           49555078      0.32%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25083442      0.16%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31952055      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    15311324142                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.330704                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39240711                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25134254                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           994342912                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76458771                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098963314                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             586790812                       # number of misc regfile writes
system.cpu0.numCycles                     15325218726                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5534029                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            11219787239                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2592127795                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             597460144                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               337949969                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2482740550                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             22253606                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5396635758                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3793173915                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3223651012                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                863342377                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10683426                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38912598                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2850790989                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               631523222                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1380054336                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4016581422                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        540970                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12590                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1480374247                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12602                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 18762697711                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7405717020                       # The number of ROB writes
system.cpu0.timesIdled                         165169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2947                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.600552                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              533424738                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           569894862                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36806890                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        610533696                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            594876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         598414                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3538                       # Number of indirect misses.
system.cpu1.branchPred.lookups              612356133                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3317                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        496623                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36798669                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404617270                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105436282                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1500771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      590883768                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3066939641                       # Number of instructions committed
system.cpu1.commit.committedOps            3067439027                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  15216959806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.201580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.084214                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  14468009888     95.08%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    268114153      1.76%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     70260948      0.46%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21397735      0.14%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     21421408      0.14%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20274449      0.13%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    130252961      0.86%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    111791982      0.73%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105436282      0.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  15216959806                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1019625712                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1514240                       # Number of function calls committed.
system.cpu1.commit.int_insts               2541716625                       # Number of committed integer instructions.
system.cpu1.commit.loads                    835428206                       # Number of loads committed
system.cpu1.commit.membars                     994350                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       994350      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1577391484     51.42%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398967833     13.01%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94319700      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31432170      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31432170      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468365640     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1060193      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367559189     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64460250      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3067439027                       # Class of committed instruction
system.cpu1.commit.refs                     901445272                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3066939641                       # Number of Instructions Simulated
system.cpu1.committedOps                   3067439027                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.994273                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.994273                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          14009322607                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8228                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           449441801                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3984327231                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219655106                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                809348054                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38836792                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15903                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            236789964                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  612356133                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                114279787                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  15156624845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               716214                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    4661394656                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               77690026                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039979                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         118482653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         534019614                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.304326                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       15313952523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304428                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.832293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             12403530555     80.99%     80.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2203000394     14.39%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97669824      0.64%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               453109902      2.96%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29234980      0.19%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1545776      0.01%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               101377580      0.66%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24480393      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3119      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         15313952523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1097209621                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               976293876                       # number of floating regfile writes
system.cpu1.idleCycles                        3179792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38566517                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               446734477                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.328682                       # Inst execution rate
system.cpu1.iew.exec_refs                  2716911292                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  67041953                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             6413668166                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            995742238                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            579540                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         32706853                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            76093092                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3648011493                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2649869339                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33569615                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5034470212                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              55239768                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           4086878353                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38836792                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           4194109937                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    190090274                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          982348                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2336331                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    160314032                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     10076026                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2336331                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9917882                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28648635                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2840748862                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3250421767                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.811837                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2306224380                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212208                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3255691502                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5291047211                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1766311289                       # number of integer regfile writes
system.cpu1.ipc                              0.200229                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.200229                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           996668      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1735204536     34.24%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403651431      7.96%     42.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          103189131      2.04%     44.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32406522      0.64%     44.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32299471      0.64%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1610190984     31.77%     77.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1065695      0.02%     77.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1052027887     20.76%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65551452      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5068039827                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1999879928                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3722491537                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1041325549                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1415771488                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  622822362                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122892                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               28527806      4.58%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2717      0.00%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               213900      0.03%      4.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               61373      0.01%      4.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            163243379     26.21%     30.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               80585      0.01%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             314994806     50.58%     81.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  116      0.00%     81.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        115697673     18.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3689985593                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       22369153651                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2209096218                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2815147270                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3646293844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5068039827                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1717649                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      580572466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18790649                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        216878                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    549201783                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  15313952523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.330943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.064216                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        13388406634     87.43%     87.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          735232448      4.80%     92.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335038539      2.19%     94.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          226730229      1.48%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          355772500      2.32%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          166188694      1.09%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           49598334      0.32%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24965020      0.16%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           32020125      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    15313952523                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.330874                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39151657                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25075205                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           995742238                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           76093092                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1100597943                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587606273                       # number of misc regfile writes
system.cpu1.numCycles                     15317132315                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13515751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            11207323228                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2597318208                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             596413498                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               334239572                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2494537237                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             22267376                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5402323176                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3797044276                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3227355008                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                872401767                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9443519                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38836792                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2860675141                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               630036800                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1380767443                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4021555733                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        476023                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11439                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1474606672                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11435                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 18769741422                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7413731989                       # The number of ROB writes
system.cpu1.timesIdled                          33187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        825550837                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3494991                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           841811599                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3195                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18731447                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests   1138086930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    2265476062                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25739551                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10475002                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496517838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    440389590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992927995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      450864592                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp         1132522316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13080647                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3873                       # Transaction distribution
system.membus.trans_dist::CleanEvict       1114324097                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           557905                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5521                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4981695                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4972174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq    1132522324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   3402970552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             3402970552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  73637056640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             73637056640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           417825                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1138067445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1138067445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1138067445                       # Request fanout histogram
system.membus.respLayer1.occupancy       5804660235532                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             75.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2653349756848                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1488                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3719605.510753                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4346103.450817                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          744    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14465000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7662608937000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2767386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114667949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114667949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114667949                       # number of overall hits
system.cpu0.icache.overall_hits::total      114667949                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       165744                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        165744                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       165744                       # number of overall misses
system.cpu0.icache.overall_misses::total       165744                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10762486499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10762486499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10762486499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10762486499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114833693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114833693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114833693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114833693                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001443                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64934.395809                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64934.395809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64934.395809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64934.395809                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         8006                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   112.760563                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152645                       # number of writebacks
system.cpu0.icache.writebacks::total           152645                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13098                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13098                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152646                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152646                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9893151999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9893151999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9893151999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9893151999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64811.079223                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64811.079223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64811.079223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64811.079223                       # average overall mshr miss latency
system.cpu0.icache.replacements                152645                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114667949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114667949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       165744                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       165744                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10762486499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10762486499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114833693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114833693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64934.395809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64934.395809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9893151999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9893151999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64811.079223                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64811.079223                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114820862                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152678                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           752.045887                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229820032                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229820032                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    453594215                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       453594215                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    453594215                       # number of overall hits
system.cpu0.dcache.overall_hits::total      453594215                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    509626313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     509626313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    509626313                       # number of overall misses
system.cpu0.dcache.overall_misses::total    509626313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 45637021885392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 45637021885392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 45637021885392                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 45637021885392                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963220528                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963220528                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963220528                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963220528                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.529086                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.529086                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.529086                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.529086                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89549.971658                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89549.971658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89549.971658                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89549.971658                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs  10857436984                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      4021211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        193850982                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          63631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.009193                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.195785                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247628541                       # number of writebacks
system.cpu0.dcache.writebacks::total        247628541                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    261779992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    261779992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    261779992                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    261779992                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247846321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247846321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247846321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247846321                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 26396060780566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 26396060780566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 26396060780566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 26396060780566                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257310                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257310                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257310                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257310                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106501.725239                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106501.725239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106501.725239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106501.725239                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247628270                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    411932093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      411932093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    485477683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    485477683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 43813287598500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 43813287598500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897409776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897409776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.540977                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.540977                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90247.789204                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90247.789204                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    241841814                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    241841814                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243635869                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243635869                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 26101124823500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 26101124823500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 107131.699986                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107131.699986                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     41662122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      41662122                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24148630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24148630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1823734286892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1823734286892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65810752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65810752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75521.231925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75521.231925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19938178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19938178                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4210452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4210452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 294935957066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 294935957066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063978                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063978                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70048.526160                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70048.526160                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5925                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5925                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1825                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1825                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     78591500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     78591500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.235484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235484                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43063.835616                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43063.835616                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1731                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1731                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       980000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10425.531915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10425.531915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4442                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4442                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10819000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10819000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6798                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.346573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.346573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4592.105263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4592.105263                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2356                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2356                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.346573                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.346573                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3594.227504                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3594.227504                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       107000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       107000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5317                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5317                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494018                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494018                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  12981080999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  12981080999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       499335                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       499335                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26276.534456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26276.534456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494018                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494018                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  12487062999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  12487062999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989352                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25276.534456                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25276.534456                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982038                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          702087970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248093744                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.829930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982038                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999439                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175562534                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175562534                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               54056                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32122459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            32377596                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64564041                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              54056                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32122459                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9930                       # number of overall hits
system.l2.overall_hits::.cpu1.data           32377596                       # number of overall hits
system.l2.overall_hits::total                64564041                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             98588                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         215497113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         214645977                       # number of demand (read+write) misses
system.l2.demand_misses::total              430267628                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            98588                       # number of overall misses
system.l2.overall_misses::.cpu0.data        215497113                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25950                       # number of overall misses
system.l2.overall_misses::.cpu1.data        214645977                       # number of overall misses
system.l2.overall_misses::total             430267628                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9067514494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 25538019445410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2334014000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 25483818705437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     51033239679341                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9067514494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 25538019445410                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2334014000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 25483818705437                       # number of overall miss cycles
system.l2.overall_miss_latency::total    51033239679341                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247619572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247023573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494831669                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247619572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247023573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494831669                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.645869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.870275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.723244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.645869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.870275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.723244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91973.815211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118507.478313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89942.736031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118724.883930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118608.132145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91973.815211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118507.478313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89942.736031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118724.883930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118608.132145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          156311574                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   8600973                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.173708                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 733510856                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            13080625                       # number of writebacks
system.l2.writebacks::total                  13080625                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            462                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       19493672                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            507                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       18876187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            38370828                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           462                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      19493672                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           507                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      18876187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           38370828                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        98126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    196003441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    195769790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         391896800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        98126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    196003441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    195769790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    765103006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total       1156999806                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8048599997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 22178777515246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2055772502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 22167486087174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 44356367974919                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8048599997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 22178777515246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2055772502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 22167486087174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 74545112230033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 118901480204952                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.642842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.791551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.709114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.792515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791980                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.642842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.791551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.709114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.792515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.338168                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82023.113110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113155.041575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80799.139331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113232.414905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113183.797303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82023.113110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113155.041575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80799.139331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113232.414905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97431.472162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102767.070131                       # average overall mshr miss latency
system.l2.replacements                     1556639302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17117731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17117731                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           22                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             22                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17117753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17117753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           22                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453073642                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453073642                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3873                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3873                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453077515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453077515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3873                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3873                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    765103006                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      765103006                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 74545112230033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 74545112230033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97431.472162                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97431.472162                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           17523                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           17925                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35448                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         77324                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         76813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             154137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    576412993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    584984497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1161397490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        94847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        94738                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           189585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.815250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.810794                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7454.515972                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7615.696523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7534.839072                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5895                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         6022                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11917                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        71429                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        70791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        142220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1727551858                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1720525794                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3448077652                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.753097                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.747229                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24185.580899                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24304.301309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24244.674814                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       482500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       482500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.796296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.768657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8041.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4684.466019                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       882500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1165500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2048000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.796296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.675000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.723881                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20523.255814                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21113.402062                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1460685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1431862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2892547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2813959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2808602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5622561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 274362193850                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 277672518026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  552034711876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4274644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4240464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8515108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.658291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.662334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97500.423371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98865.028945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98182.076082                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       327500                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       322598                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           650098                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2486459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2486004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4972463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227657814356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 232059206530                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 459717020886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.581676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.586258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.583958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91559.046160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93346.272383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92452.577503                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         54056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        98588                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9067514494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2334014000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11401528494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         188524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.645869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.723244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.660595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91973.815211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89942.736031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91550.598966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          462                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          507                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           969                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        98126                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8048599997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2055772502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10104372499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.642842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.709114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.655455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82023.113110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80799.139331                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81771.095493                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     30661774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     30945734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61607508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    212683154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    211837375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       424520529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 25263657251560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 25206146187411                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 50469803438971                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243344928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242783109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486128037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.873999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.872538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118785.417540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118988.191708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118886.602629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     19166172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     18553589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     37719761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    193516982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    193283786                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    386800768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 21951119700890                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 21935426880644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 43886546581534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.795237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.796117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113432.523978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113488.189230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113460.339824                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1672297469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1556639366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.074300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.761343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.587657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.603619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.045105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.511896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.024807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.438205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9278509438                       # Number of tag accesses
system.l2.tags.data_accesses               9278509438                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6279936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12576257088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1628416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12557640704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  47657841408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        72799647552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6279936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1628416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7908352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    837161408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       837161408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          98124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      196504017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      196213136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    744653772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1137494493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     13080647                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13080647                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           819260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1640657491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           212438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1638228858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6217286588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9497204635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       819260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       212438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1031698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      109213347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109213347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      109213347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          819260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1640657491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          212438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1638228858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6217286588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9606417983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8600652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     98111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 194123634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 193826869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 742830672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003482526250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       536949                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       536949                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1270387091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8130237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1137494498                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   13084520                       # Number of write requests accepted
system.mem_ctrls.readBursts                1137494498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 13084520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6589768                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4483868                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          57720470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          56648690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2         116796918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          99241021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         106736353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          96986230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          78156157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          68313727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          64893164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          52461240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         53408675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         52676575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         60434242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         68637363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         52519468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         45274437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            514169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            510436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            469238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            555310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            550324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            559009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            514893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            514927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            654707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            516903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           668135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           512385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           514128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           514515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           513990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 57572654363311                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5654523650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            78777118050811                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50908.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69658.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                913595322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7787313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6            1137494498                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             13084520                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5720093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9196473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14744651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                21974029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30179848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                38789386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                47436268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                57560248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                68756291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                86938666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              169027379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              295115721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12              161334070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               47887456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               34706193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               22447029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16               13252903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                5001142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 709885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 126999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 274619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 388551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 456822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 500249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 527319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 543272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 552585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 559089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 564586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 570956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 565215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 561896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 560572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 558130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 557346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 561744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 129120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  61375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  33864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    218122737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.345440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.460722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.430380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10515869      4.82%      4.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    119183576     54.64%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15728759      7.21%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     30433455     13.95%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639     12822893      5.88%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4714920      2.16%     88.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      5723045      2.62%     91.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3665585      1.68%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     15334635      7.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    218122737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       536949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2106.167660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    476.567066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4207.683038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       381190     70.99%     70.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        74200     13.82%     84.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        36264      6.75%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        15267      2.84%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         9571      1.78%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         6106      1.14%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         3456      0.64%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2034      0.38%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1455      0.27%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1156      0.22%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          699      0.13%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          804      0.15%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          777      0.14%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          788      0.15%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          740      0.14%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          604      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          498      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          402      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          309      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          188      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          169      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          109      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           65      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           67      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        536949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       536949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.193220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           531444     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2575      0.48%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2201      0.41%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              510      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              156      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        536949                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            72377902720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               421745152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               550441280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             72799647872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            837409280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9442.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9497.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        74.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    73.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7665376400000                       # Total gap between requests
system.mem_ctrls.avgGap                       6662.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6279104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12423912576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1628416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12404919616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  47541163008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    550441280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 819151.433015746530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1620783122.925302028656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 212437.841441353725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1618305363.295709848404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6202065104.390435218811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71808774.516717955470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        98125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    196504017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    196213136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    744653776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     13084520                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3973054736                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 13963767957243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    993493222                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 13964117262717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 50844266282893                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191542727802523                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40489.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71060.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39046.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71168.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68279.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14638880.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         673221803520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         357825866970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        3215178870960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        23032409580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     605098328640.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3438437062110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47978561280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8360772903060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1090.719170                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91649161398                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 255963760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 7317763402102                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         884174560080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         469949919945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4859480865540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21862957320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     605098328640.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3453785957700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35053175520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10329405764745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1347.540594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55875444547                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 255963760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 7353537118953                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1816                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7492431.243124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8027237.802531                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          909    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     57309000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7658565703500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6810620000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    114240489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       114240489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    114240489                       # number of overall hits
system.cpu1.icache.overall_hits::total      114240489                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39298                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39298                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39298                       # number of overall misses
system.cpu1.icache.overall_misses::total        39298                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2757791999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2757791999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2757791999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2757791999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    114279787                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    114279787                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    114279787                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    114279787                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000344                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000344                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70176.395720                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70176.395720                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70176.395720                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70176.395720                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    90.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35880                       # number of writebacks
system.cpu1.icache.writebacks::total            35880                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3418                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3418                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3418                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3418                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35880                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35880                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35880                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2501138000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2501138000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2501138000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2501138000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000314                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000314                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69708.416945                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69708.416945                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69708.416945                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69708.416945                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35880                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    114240489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      114240489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39298                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39298                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2757791999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2757791999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    114279787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    114279787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70176.395720                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70176.395720                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3418                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3418                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35880                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35880                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2501138000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2501138000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69708.416945                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69708.416945                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          115336847                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35912                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3211.652010                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        228595454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       228595454                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    454169290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       454169290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    454169290                       # number of overall hits
system.cpu1.dcache.overall_hits::total      454169290                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    510242237                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     510242237                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    510242237                       # number of overall misses
system.cpu1.dcache.overall_misses::total    510242237                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 45668250822108                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 45668250822108                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 45668250822108                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 45668250822108                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    964411527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    964411527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    964411527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    964411527                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.529071                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.529071                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.529071                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.529071                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89503.078167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89503.078167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89503.078167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89503.078167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs  10825315342                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      4006689                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        193120554                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          63417                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.054703                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.180046                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247013952                       # number of writebacks
system.cpu1.dcache.writebacks::total        247013952                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    263001230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    263001230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    263001230                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    263001230                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247241007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247241007                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247241007                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247241007                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 26343032172914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 26343032172914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 26343032172914                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 26343032172914                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256365                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256365                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256365                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106547.989318                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106547.989318                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106547.989318                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106547.989318                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247013737                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    413682724                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      413682724                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    485215840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    485215840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 43807118963500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 43807118963500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    898898564                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    898898564                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.539789                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.539789                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90283.777552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90283.777552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    242144754                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    242144754                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243071086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243071086                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 26045461752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 26045461752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270410                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107151.624575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107151.624575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     40486566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40486566                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     25026397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     25026397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1861131858608                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1861131858608                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65512963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65512963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.382007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.382007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74366.751978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74366.751978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     20856476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     20856476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4169921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4169921                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 297570420914                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 297570420914                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063650                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71361.165095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71361.165095                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6677                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1495                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1495                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56147000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56147000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.182942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37556.521739                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37556.521739                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          302                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4393500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036955                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036955                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14548.013245                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14548.013245                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3207                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3207                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15085000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15085000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441614                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4703.772997                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4703.772997                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3207                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3207                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441614                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441614                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3704.084814                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3704.084814                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492950                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492950                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13000913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13000913000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       496623                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       496623                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992604                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992604                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26373.695101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26373.695101                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492949                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492949                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  12507963000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  12507963000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992602                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992602                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25373.746574                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25373.746574                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.976753                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          702058872                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247490363                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.836712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.976753                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999274                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999274                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2177337503                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2177337503                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7665376323500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         486891907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     30198378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477712516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1543559641                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq       1218447321                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          592466                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         598023                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8881146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8881146                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        188527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486703382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    743737550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741920393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486223518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19538432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31695879424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4592640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31618403264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63338413760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2776438062                       # Total snoops (count)
system.tol2bus.snoopTraffic                 897458944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       3271984567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2794927880     85.42%     85.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1              466243143     14.25%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2               10790847      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22697      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         3271984567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       992126525673                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372837922896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229203031                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371931328602                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54084470                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1169136                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
