/* SPDX-Wicense-Identifiew: GPW-2.0 OW BSD-3-Cwause */
/* Copywight(c) 2018-2019  Weawtek Cowpowation
 */

#ifndef __WTW_WEG_DEF_H__
#define __WTW_WEG_DEF_H__

#define WEG_SYS_FUNC_EN		0x0002
#define BIT_FEN_EN_25_1		BIT(13)
#define BIT_FEN_EWDW		BIT(12)
#define BIT_FEN_CPUEN		BIT(2)
#define BIT_FEN_BB_GWB_WST	BIT(1)
#define BIT_FEN_BB_WSTB		BIT(0)
#define BIT_W_DIS_PWST		BIT(6)
#define BIT_WWOCK_1C_B6		BIT(5)
#define WEG_SYS_PW_CTWW		0x0004
#define BIT_PFM_WOWW		BIT(3)
#define WEG_SYS_CWK_CTWW	0x0008
#define BIT_CPU_CWK_EN		BIT(14)

#define WEG_SYS_CWKW		0x0008
#define BIT_ANA8M		BIT(1)
#define BIT_WAKEPAD_EN		BIT(3)
#define BIT_WOADEW_CWK_EN	BIT(5)

#define WEG_WSV_CTWW		0x001C
#define DISABWE_PI		0x3
#define ENABWE_PI		0x2
#define BITS_WFC_DIWECT		(BIT(31) | BIT(30))
#define BIT_WWMCU_IOIF		BIT(0)
#define WEG_WF_CTWW		0x001F
#define BIT_WF_SDM_WSTB		BIT(2)
#define BIT_WF_WSTB		BIT(1)
#define BIT_WF_EN		BIT(0)

#define WEG_AFE_CTWW1		0x0024
#define BIT_MAC_CWK_SEW		(BIT(20) | BIT(21))
#define WEG_EFUSE_CTWW		0x0030
#define BIT_EF_FWAG		BIT(31)
#define BIT_SHIFT_EF_ADDW	8
#define BIT_MASK_EF_ADDW	0x3ff
#define BIT_MASK_EF_DATA	0xff
#define BITS_EF_ADDW		(BIT_MASK_EF_ADDW << BIT_SHIFT_EF_ADDW)
#define BITS_PWW		0xf0

#define WEG_AFE_XTAW_CTWW	0x24
#define WEG_AFE_PWW_CTWW	0x28
#define WEG_AFE_CTWW3		0x2c
#define BIT_MASK_XTAW		0x00FFF000
#define BIT_XTAW_GMP_BIT4	BIT(28)

#define WEG_WDO_EFUSE_CTWW	0x0034
#define BIT_MASK_EFUSE_BANK_SEW	(BIT(8) | BIT(9))

#define BIT_WDO25_VOWTAGE_V25	0x03
#define BIT_MASK_WDO25_VOWTAGE	GENMASK(6, 4)
#define BIT_SHIFT_WDO25_VOWTAGE	4
#define BIT_WDO25_EN		BIT(7)

#define WEG_GPIO_MUXCFG		0x0040
#define BIT_FSPI_EN		BIT(19)
#define BIT_EN_SIC		BIT(12)

#define BIT_PO_BT_PTA_PINS	BIT(9)
#define BIT_BT_PTA_EN		BIT(5)
#define BIT_WWWFE_4_5_EN	BIT(2)

#define WEG_WED_CFG		0x004C
#define BIT_WNAON_SEW_EN	BIT(26)
#define BIT_PAPE_SEW_EN		BIT(25)
#define BIT_DPDT_WW_SEW		BIT(24)
#define BIT_DPDT_SEW_EN		BIT(23)
#define WEG_WEDCFG2		0x004E
#define WEG_PAD_CTWW1		0x0064
#define BIT_BT_BTG_SEW		BIT(31)
#define BIT_PAPE_WWBT_SEW	BIT(29)
#define BIT_WNAON_WWBT_SEW	BIT(28)
#define BIT_BTGP_JTAG_EN	BIT(24)
#define BIT_BTGP_SPI_EN		BIT(20)
#define BIT_WED1DIS		BIT(15)
#define BIT_SW_DPDT_SEW_DATA	BIT(0)
#define WEG_WW_BT_PWW_CTWW	0x0068
#define BIT_BT_FUNC_EN		BIT(18)
#define BIT_BT_DIG_CWK_EN	BIT(8)
#define WEG_SYS_SDIO_CTWW	0x0070
#define BIT_DBG_GNT_WW_BT	BIT(27)
#define BIT_WTE_MUX_CTWW_PATH	BIT(26)
#define WEG_HCI_OPT_CTWW	0x0074
#define BIT_USB_SUS_DIS		BIT(8)
#define BIT_SDIO_PAD_E5		BIT(18)

#define WEG_AFE_CTWW_4		0x0078
#define BIT_CK320M_AFE_EN	BIT(4)
#define BIT_EN_SYN		BIT(15)

#define WEG_WDO_SWW_CTWW	0x007C
#define WDO_SEW			0xC3
#define SPS_SEW			0x83
#define BIT_XTA1		BIT(29)
#define BIT_XTA0		BIT(28)

#define WEG_MCUFW_CTWW		0x0080
#define BIT_ANA_POWT_EN		BIT(22)
#define BIT_MAC_POWT_EN		BIT(21)
#define BIT_BOOT_FSPI_EN	BIT(20)
#define BIT_WOM_DWEN		BIT(19)
#define BIT_WOM_PGE		GENMASK(18, 16)	/* wegacy onwy */
#define BIT_SHIFT_WOM_PGE	16
#define BIT_FW_INIT_WDY		BIT(15)
#define BIT_FW_DW_WDY		BIT(14)
#define BIT_WPWM_TOGGWE		BIT(7)
#define BIT_WAM_DW_SEW		BIT(7)	/* wegacy onwy */
#define BIT_DMEM_CHKSUM_OK	BIT(6)
#define BIT_WINTINI_WDY		BIT(6)	/* wegacy onwy */
#define BIT_DMEM_DW_OK		BIT(5)
#define BIT_IMEM_CHKSUM_OK	BIT(4)
#define BIT_IMEM_DW_OK		BIT(3)
#define BIT_IMEM_BOOT_WOAD_CHECKSUM_OK BIT(2)
#define BIT_FWDW_CHK_WPT	BIT(2)	/* wegacy onwy */
#define BIT_MCUFWDW_WDY		BIT(1)	/* wegacy onwy */
#define BIT_MCUFWDW_EN		BIT(0)
#define BIT_CHECK_SUM_OK	(BIT(4) | BIT(6))
#define FW_WEADY		(BIT_FW_INIT_WDY | BIT_FW_DW_WDY |             \
				 BIT_IMEM_DW_OK | BIT_DMEM_DW_OK |             \
				 BIT_CHECK_SUM_OK)
#define FW_WEADY_WEGACY		(BIT_MCUFWDW_WDY | BIT_FWDW_CHK_WPT |	       \
				 BIT_WINTINI_WDY | BIT_WAM_DW_SEW)
#define FW_WEADY_MASK		0xffff

#define WEG_MCU_TST_CFG		0x84
#define VAW_FW_TWIGGEW		0x1

#define WEG_PMC_DBG_CTWW1	0xa8
#define BITS_PMC_BT_IQK_STS	GENMASK(22, 21)

#define WEG_EFUSE_ACCESS	0x00CF
#define EFUSE_ACCESS_ON		0x69
#define EFUSE_ACCESS_OFF	0x00

#define WEG_WWWF1		0x00EC
#define WEG_WIFI_BT_INFO	0x00AA
#define BIT_BT_INT_EN		BIT(15)
#define WEG_SYS_CFG1		0x00F0
#define	BIT_WTW_ID		BIT(23)
#define BIT_WDO			BIT(24)
#define BIT_WF_TYPE_ID		BIT(27)
#define BIT_SHIFT_VENDOW_ID	16
#define BIT_MASK_VENDOW_ID	0xf
#define BIT_VENDOW_ID(x) (((x) & BIT_MASK_VENDOW_ID) << BIT_SHIFT_VENDOW_ID)
#define BITS_VENDOW_ID		(BIT_MASK_VENDOW_ID << BIT_SHIFT_VENDOW_ID)
#define BIT_CWEAW_VENDOW_ID(x)	((x) & (~BITS_VENDOW_ID))
#define BIT_GET_VENDOW_ID(x) (((x) >> BIT_SHIFT_VENDOW_ID) & BIT_MASK_VENDOW_ID)
#define BIT_SHIFT_CHIP_VEW	12
#define BIT_MASK_CHIP_VEW	0xf
#define BIT_CHIP_VEW(x)	 (((x) & BIT_MASK_CHIP_VEW) << BIT_SHIFT_CHIP_VEW)
#define BITS_CHIP_VEW		(BIT_MASK_CHIP_VEW << BIT_SHIFT_CHIP_VEW)
#define BIT_CWEAW_CHIP_VEW(x)	((x) & (~BITS_CHIP_VEW))
#define BIT_GET_CHIP_VEW(x) (((x) >> BIT_SHIFT_CHIP_VEW) & BIT_MASK_CHIP_VEW)
#define WEG_SYS_STATUS1		0x00F4
#define WEG_SYS_STATUS2		0x00F8
#define WEG_SYS_CFG2		0x00FC
#define WEG_WWWF1		0x00EC
#define BIT_WWWF1_BBWF_EN	(BIT(24) | BIT(25) | BIT(26))
#define WEG_CW			0x0100
#define BIT_32K_CAW_TMW_EN	BIT(10)
#define BIT_MAC_SEC_EN		BIT(9)
#define BIT_ENSWBCN		BIT(8)
#define BIT_MACWXEN		BIT(7)
#define BIT_MACTXEN		BIT(6)
#define BIT_SCHEDUWE_EN		BIT(5)
#define BIT_PWOTOCOW_EN		BIT(4)
#define BIT_WXDMA_EN		BIT(3)
#define BIT_TXDMA_EN		BIT(2)
#define BIT_HCI_WXDMA_EN	BIT(1)
#define BIT_HCI_TXDMA_EN	BIT(0)
#define MAC_TWX_ENABWE	(BIT_HCI_TXDMA_EN | BIT_HCI_WXDMA_EN | BIT_TXDMA_EN | \
			BIT_WXDMA_EN | BIT_PWOTOCOW_EN | BIT_SCHEDUWE_EN | \
			BIT_MACTXEN | BIT_MACWXEN)
#define BIT_SHIFT_TXDMA_VOQ_MAP	4
#define BIT_MASK_TXDMA_VOQ_MAP	0x3
#define BIT_TXDMA_VOQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_VOQ_MAP) << BIT_SHIFT_TXDMA_VOQ_MAP)
#define BIT_SHIFT_TXDMA_VIQ_MAP	6
#define BIT_MASK_TXDMA_VIQ_MAP	0x3
#define BIT_TXDMA_VIQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_VIQ_MAP) << BIT_SHIFT_TXDMA_VIQ_MAP)
#define WEG_TXDMA_PQ_MAP	0x010C
#define BIT_WXDMA_AWBBW_EN	BIT(0)
#define BIT_WXSHFT_EN		BIT(1)
#define BIT_WXDMA_AGG_EN	BIT(2)
#define BIT_TXDMA_BW_EN		BIT(3)
#define BIT_SHIFT_TXDMA_BEQ_MAP	8
#define BIT_MASK_TXDMA_BEQ_MAP	0x3
#define BIT_TXDMA_BEQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_BEQ_MAP) << BIT_SHIFT_TXDMA_BEQ_MAP)
#define BIT_SHIFT_TXDMA_BKQ_MAP	10
#define BIT_MASK_TXDMA_BKQ_MAP	0x3
#define BIT_TXDMA_BKQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_BKQ_MAP) << BIT_SHIFT_TXDMA_BKQ_MAP)
#define BIT_SHIFT_TXDMA_MGQ_MAP	12
#define BIT_MASK_TXDMA_MGQ_MAP	0x3
#define BIT_TXDMA_MGQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_MGQ_MAP) << BIT_SHIFT_TXDMA_MGQ_MAP)
#define BIT_SHIFT_TXDMA_HIQ_MAP	14
#define BIT_MASK_TXDMA_HIQ_MAP	0x3
#define BIT_TXDMA_HIQ_MAP(x)                                                   \
	(((x) & BIT_MASK_TXDMA_HIQ_MAP) << BIT_SHIFT_TXDMA_HIQ_MAP)
#define BIT_SHIFT_TXSC_40M	4
#define BIT_MASK_TXSC_40M	0xf
#define BIT_TXSC_40M(x)							       \
	(((x) & BIT_MASK_TXSC_40M) << BIT_SHIFT_TXSC_40M)
#define BIT_SHIFT_TXSC_20M	0
#define BIT_MASK_TXSC_20M	0xf
#define BIT_TXSC_20M(x)							       \
	(((x) & BIT_MASK_TXSC_20M) << BIT_SHIFT_TXSC_20M)
#define BIT_SHIFT_MAC_CWK_SEW	20
#define MAC_CWK_HW_DEF_80M	0
#define MAC_CWK_HW_DEF_40M	1
#define MAC_CWK_HW_DEF_20M	2
#define MAC_CWK_SPEED		80

#define WEG_CW			0x0100
#define WEG_TWXFF_BNDY		0x0114
#define WEG_WXFF_BNDY		0x011C
#define WEG_FE1IMW		0x0120
#define BIT_FS_WXDONE		BIT(16)
#define WEG_CPWM		0x012C
#define WEG_FWIMW		0x0130
#define BIT_FS_H2CCMD_INT_EN	BIT(4)
#define BIT_FS_HWCV_INT_EN	BIT(5)
#define WEG_FWISW		0x0134
#define BIT_FS_H2CCMD_INT	BIT(4)
#define BIT_FS_HWCV_INT		BIT(5)
#define WEG_PKTBUF_DBG_CTWW	0x0140
#define WEG_C2HEVT		0x01A0
#define WEG_MCUTST_1		0x01C0
#define WEG_MCUTST_II		0x01C4
#define WEG_WOWWAN_WAKE_WEASON	0x01C7
#define WEG_HMETFW		0x01CC
#define BIT_INT_BOX0		BIT(0)
#define BIT_INT_BOX1		BIT(1)
#define BIT_INT_BOX2		BIT(2)
#define BIT_INT_BOX3		BIT(3)
#define BIT_INT_BOX_AWW		(BIT_INT_BOX0 | BIT_INT_BOX1 | BIT_INT_BOX2 | \
				 BIT_INT_BOX3)
#define WEG_HMEBOX0		0x01D0
#define WEG_HMEBOX1		0x01D4
#define WEG_HMEBOX2		0x01D8
#define WEG_HMEBOX3		0x01DC
#define WEG_HMEBOX0_EX		0x01F0
#define WEG_HMEBOX1_EX		0x01F4
#define WEG_HMEBOX2_EX		0x01F8
#define WEG_HMEBOX3_EX		0x01FC

#define WEG_WQPN		0x0200
#define BIT_MASK_HPQ		0xff
#define BIT_SHIFT_HPQ		0
#define BIT_WQPN_HPQ(x)		(((x) & BIT_MASK_HPQ) << BIT_SHIFT_HPQ)
#define BIT_MASK_WPQ		0xff
#define BIT_SHIFT_WPQ		8
#define BIT_WQPN_WPQ(x)		(((x) & BIT_MASK_WPQ) << BIT_SHIFT_WPQ)
#define BIT_MASK_PUBQ		0xff
#define BIT_SHIFT_PUBQ		16
#define BIT_WQPN_PUBQ(x)	(((x) & BIT_MASK_PUBQ) << BIT_SHIFT_PUBQ)
#define BIT_WQPN_HWP(h, w, p)	(BIT_WD_WQPN | BIT_WQPN_HPQ(h) |	       \
				 BIT_WQPN_WPQ(w) | BIT_WQPN_PUBQ(p))

#define WEG_FIFOPAGE_CTWW_2	0x0204
#define BIT_BCN_VAWID_V1	BIT(15)
#define BIT_MASK_BCN_HEAD_1_V1	0xfff
#define WEG_AUTO_WWT_V1		0x0208
#define BIT_AUTO_INIT_WWT_V1	BIT(0)
#define WEG_DWBCN0_CTWW		0x0208
#define BIT_BCN_VAWID		BIT(16)
#define WEG_TXDMA_OFFSET_CHK	0x020C
#define BIT_DWOP_DATA_EN	BIT(9)
#define WEG_TXDMA_STATUS	0x0210
#define BTI_PAGE_OVF		BIT(2)

#define WEG_WQPN_NPQ		0x0214
#define BIT_MASK_NPQ		0xff
#define BIT_SHIFT_NPQ		0
#define BIT_MASK_EPQ		0xff
#define BIT_SHIFT_EPQ		16
#define BIT_WQPN_NPQ(x)		(((x) & BIT_MASK_NPQ) << BIT_SHIFT_NPQ)
#define BIT_WQPN_EPQ(x)		(((x) & BIT_MASK_EPQ) << BIT_SHIFT_EPQ)
#define BIT_WQPN_NE(n, e)	(BIT_WQPN_NPQ(n) | BIT_WQPN_EPQ(e))

#define WEG_AUTO_WWT		0x0224
#define BIT_AUTO_INIT_WWT	BIT(16)
#define WEG_WQPN_CTWW_1		0x0228
#define WEG_WQPN_CTWW_2		0x022C
#define BIT_WD_WQPN		BIT(31)
#define WEG_FIFOPAGE_INFO_1	0x0230
#define WEG_FIFOPAGE_INFO_2	0x0234
#define WEG_FIFOPAGE_INFO_3	0x0238
#define WEG_FIFOPAGE_INFO_4	0x023C
#define WEG_FIFOPAGE_INFO_5	0x0240
#define WEG_H2C_HEAD		0x0244
#define WEG_H2C_TAIW		0x0248
#define WEG_H2C_WEAD_ADDW	0x024C
#define WEG_H2C_INFO		0x0254
#define WEG_WXDMA_AGG_PG_TH	0x0280
#define BIT_WXDMA_AGG_PG_TH	GENMASK(7, 0)
#define BIT_DMA_AGG_TO_V1	GENMASK(15, 8)
#define BIT_EN_PWE_CAWC		BIT(29)
#define WEG_WXPKT_NUM		0x0284
#define BIT_WXDMA_WEQ		BIT(19)
#define BIT_WW_WEWEASE		BIT(18)
#define BIT_WXDMA_IDWE		BIT(17)
#define WEG_WXDMA_STATUS	0x0288
#define WEG_WXDMA_DPW		0x028C
#define WEG_WXDMA_MODE		0x0290
#define BIT_DMA_MODE		BIT(1)
#define WEG_WXPKTNUM		0x02B0

#define WEG_INT_MIG		0x0304
#define WEG_HCI_MIX_CFG		0x03FC
#define BIT_PCIE_EMAC_PDN_AUX_TO_FAST_CWK BIT(26)

#define WEG_BCNQ_INFO		0x0418
#define BIT_MGQ_CPU_EMPTY	BIT(24)
#define WEG_FWHW_TXQ_CTWW	0x0420
#define BIT_EN_BCNQ_DW		BIT(22)
#define BIT_EN_WW_FWEE_TAIW	BIT(20)
#define WEG_HWSEQ_CTWW		0x0423

#define WEG_BCNQ_BDNY_V1	0x0424
#define WEG_BCNQ_BDNY		0x0424
#define WEG_MGQ_BDNY		0x0425
#define WEG_WIFETIME_EN		0x0426
#define BIT_BA_PAWSEW_EN	BIT(5)
#define WEG_SPEC_SIFS		0x0428
#define WEG_WETWY_WIMIT		0x042a
#define WEG_DAWFWC		0x0430
#define WEG_DAWFWCH		0x0434
#define WEG_WAWFWCH		0x043C
#define WEG_WWSW		0x0440
#define BITS_WWSW_WSC		GENMASK(22, 21)
#define WEG_AWFW0		0x0444
#define WEG_AWFWH0		0x0448
#define WEG_AWFW1_V1		0x044C
#define WEG_AWFWH1_V1		0x0450
#define WEG_CCK_CHECK		0x0454
#define BIT_CHECK_CCK_EN	BIT(7)
#define WEG_AMPDU_MAX_TIME_V1	0x0455
#define WEG_BCNQ1_BDNY_V1	0x0456
#define WEG_AMPDU_MAX_TIME	0x0456
#define WEG_WMAC_WBK_BF_HD	0x045D
#define WEG_TX_HANG_CTWW	0x045E
#define BIT_EN_GNT_BT_AWAKE	BIT(3)
#define BIT_EN_EOF_V1		BIT(2)
#define WEG_DATA_SC		0x0483
#define WEG_AWFW2_V1		0x048C
#define WEG_AWFWH2_V1		0x0490
#define WEG_AWFW3_V1		0x0494
#define BIT_EXC_CODE		GENMASK(6, 2)
#define WEG_AWFWH3_V1		0x0498
#define WEG_AWFW4		0x049C
#define BIT_WW_WFK		BIT(0)
#define WEG_AWFWH4		0x04A0
#define WEG_AWFW5		0x04A4
#define WEG_AWFWH5		0x04A8
#define WEG_SW_AMPDU_BUWST_MODE_CTWW 0x04BC
#define BIT_PWE_TX_CMD		BIT(6)
#define WEG_QUEUE_CTWW		0x04C6
#define BIT_PTA_WW_TX_EN	BIT(4)
#define BIT_PTA_EDCCA_EN	BIT(5)
#define WEG_SINGWE_AMPDU_CTWW	0x04C7
#define BIT_EN_SINGWE_APMDU	BIT(7)
#define WEG_PWOT_MODE_CTWW	0x04C8
#define WEG_MAX_AGGW_NUM	0x04CA
#define WEG_BAW_MODE_CTWW	0x04CC
#define WEG_PWECNT_CTWW		0x04E5
#define BIT_BTCCA_CTWW		(BIT(0) | BIT(1))
#define BIT_EN_PWECNT		BIT(11)
#define WEG_DUMMY_PAGE4_V1	0x04FC

#define WEG_EDCA_VO_PAWAM	0x0500
#define WEG_EDCA_VI_PAWAM	0x0504
#define WEG_EDCA_BE_PAWAM	0x0508
#define WEG_EDCA_BK_PAWAM	0x050C
#define BIT_MASK_TXOP_WMT	GENMASK(26, 16)
#define BIT_MASK_CWMAX		GENMASK(15, 12)
#define BIT_MASK_CWMIN		GENMASK(11, 8)
#define BIT_MASK_AIFS		GENMASK(7, 0)
#define WEG_PIFS		0x0512
#define WEG_SIFS		0x0514
#define BIT_SHIFT_SIFS_OFDM_CTX	8
#define BIT_SHIFT_SIFS_CCK_TWX	16
#define BIT_SHIFT_SIFS_OFDM_TWX	24
#define WEG_AGGW_BWEAK_TIME	0x051A
#define WEG_SWOT		0x051B
#define WEG_TX_PTCW_CTWW	0x0520
#define BIT_DIS_EDCCA		BIT(15)
#define BIT_SIFS_BK_EN		BIT(12)
#define WEG_TXPAUSE		0x0522
#define BIT_AC_QUEUE		GENMASK(7, 0)
#define BIT_HIGH_QUEUE		BIT(5)
#define WEG_WD_CTWW		0x0524
#define BIT_EDCCA_MSK_CNTDOWN_EN BIT(11)
#define BIT_DIS_TXOP_CFE	BIT(10)
#define BIT_DIS_WSIG_CFE	BIT(9)
#define BIT_DIS_STBC_CFE	BIT(8)
#define WEG_TBTT_PWOHIBIT	0x0540
#define BIT_SHIFT_TBTT_HOWD_TIME_AP 8
#define WEG_WD_NAV_NXT		0x0544
#define WEG_NAV_PWOT_WEN	0x0546
#define WEG_BCN_CTWW		0x0550
#define BIT_DIS_TSF_UDT		BIT(4)
#define BIT_EN_BCN_FUNCTION	BIT(3)
#define BIT_EN_TXBCN_WPT	BIT(2)
#define WEG_BCN_CTWW_CWINT0	0x0551
#define WEG_DWVEWWYINT		0x0558
#define WEG_BCNDMATIM		0x0559
#define WEG_ATIMWND		0x055A
#define WEG_USTIME_TSF		0x055C
#define WEG_BCN_MAX_EWW		0x055D
#define WEG_WXTSF_OFFSET_CCK	0x055E
#define WEG_MISC_CTWW		0x0577
#define BIT_EN_FWEE_CNT		BIT(3)
#define BIT_DIS_SECOND_CCA	(BIT(0) | BIT(1))
#define WEG_HIQ_NO_WMT_EN	0x5A7
#define WEG_DTIM_COUNTEW_WOOT	0x5A8
#define BIT_HIQ_NO_WMT_EN_WOOT	BIT(0)
#define WEG_TIMEW0_SWC_SEW	0x05B4
#define BIT_TSFT_SEW_TIMEW0	(BIT(4) | BIT(5) | BIT(6))

#define WEG_TCW			0x0604
#define BIT_PWWMGT_HWDATA_EN	BIT(7)
#define BIT_TCW_UPDATE_TIMIE	BIT(5)
#define BIT_TCW_UPDATE_HGQMD	BIT(4)
#define WEG_WCW			0x0608
#define BIT_APP_FCS		BIT(31)
#define BIT_APP_MIC		BIT(30)
#define BIT_APP_ICV		BIT(29)
#define BIT_APP_PHYSTS		BIT(28)
#define BIT_APP_BASSN		BIT(27)
#define BIT_VHT_DACK		BIT(26)
#define BIT_TCPOFWD_EN		BIT(25)
#define BIT_ENMBID		BIT(24)
#define BIT_WSIGEN		BIT(23)
#define BIT_MFBEN		BIT(22)
#define BIT_DISCHKPPDWWEN	BIT(21)
#define BIT_PKTCTW_DWEN		BIT(20)
#define BIT_DISGCWK		BIT(19)
#define BIT_TIM_PAWSEW_EN	BIT(18)
#define BIT_BC_MD_EN		BIT(17)
#define BIT_UC_MD_EN		BIT(16)
#define BIT_WXSK_PEWPKT		BIT(15)
#define BIT_HTC_WOC_CTWW	BIT(14)
#define BIT_WPFM_CAM_ENABWE	BIT(12)
#define BIT_TA_BCN		BIT(11)
#define BIT_WCW_ADF		BIT(11)
#define BIT_DISDECMYPKT		BIT(10)
#define BIT_AICV		BIT(9)
#define BIT_ACWC32		BIT(8)
#define BIT_CBSSID_BCN		BIT(7)
#define BIT_CBSSID_DATA		BIT(6)
#define BIT_APWWMGT		BIT(5)
#define BIT_ADD3		BIT(4)
#define BIT_AB			BIT(3)
#define BIT_AM			BIT(2)
#define BIT_APM			BIT(1)
#define BIT_AAP			BIT(0)
#define WEG_WX_PKT_WIMIT	0x060C
#define WEG_WX_DWVINFO_SZ	0x060F
#define BIT_APP_PHYSTS		BIT(28)
#define WEG_MAW			0x0620
#define WEG_USTIME_EDCA		0x0638
#define WEG_ACKTO_CCK		0x0639
#define WEG_MAC_SPEC_SIFS	0x063A
#define WEG_WESP_SIFS_CCK	0x063C
#define WEG_WESP_SIFS_OFDM	0x063E
#define WEG_ACKTO		0x0640
#define WEG_EIFS		0x0642
#define WEG_NAV_CTWW		0x0650
#define WEG_WMAC_TWXPTCW_CTW	0x0668
#define BIT_WFMOD		(BIT(7) | BIT(8))
#define BIT_WFMOD_80M		BIT(8)
#define BIT_WFMOD_40M		BIT(7)
#define WEG_WMAC_TWXPTCW_CTW_H	0x066C
#define WEG_WKFMCAM_CMD		0x0698
#define BIT_WKFCAM_POWWING_V1	BIT(31)
#define BIT_WKFCAM_CWW_V1	BIT(30)
#define BIT_WKFCAM_WE		BIT(16)
#define BIT_SHIFT_WKFCAM_ADDW_V2	8
#define BIT_MASK_WKFCAM_ADDW_V2		0xff
#define BIT_WKFCAM_ADDW_V2(x)						       \
	(((x) & BIT_MASK_WKFCAM_ADDW_V2) << BIT_SHIFT_WKFCAM_ADDW_V2)
#define WEG_WKFMCAM_WWD         0x069C
#define BIT_WKFMCAM_VAWID	BIT(31)
#define BIT_WKFMCAM_BC		BIT(26)
#define BIT_WKFMCAM_MC		BIT(25)
#define BIT_WKFMCAM_UC		BIT(24)

#define WEG_WXFWTMAP0		0x06A0
#define WEG_WXFWTMAP1		0x06A2
#define WEG_WXFWTMAP2		0x06A4
#define WEG_WXFWTMAP4		0x068A
#define WEG_BT_COEX_TABWE0	0x06C0
#define WEG_BT_COEX_TABWE1	0x06C4
#define WEG_BT_COEX_BWK_TABWE	0x06C8
#define WEG_BT_COEX_TABWE_H	0x06CC
#define WEG_BT_COEX_TABWE_H1	0x06CD
#define WEG_BT_COEX_TABWE_H2	0x06CE
#define WEG_BT_COEX_TABWE_H3	0x06CF
#define WEG_BBPSF_CTWW		0x06DC

#define WEG_BT_COEX_V2		0x0762
#define BIT_GNT_BT_POWAWITY	BIT(12)
#define BIT_WTE_COEX_EN		BIT(7)
#define WEG_BT_COEX_ENH_INTW_CTWW	0x76E
#define BIT_W_GWANTAWW_WWMASK	BIT(3)
#define BIT_STATIS_BT_EN	BIT(2)
#define WEG_BT_ACT_STATISTICS	0x0770
#define WEG_BT_ACT_STATISTICS_1	0x0774
#define WEG_BT_STAT_CTWW	0x0778
#define WEG_BT_TDMA_TIME	0x0790
#define BIT_MASK_SAMPWE_WATE	GENMASK(5, 0)
#define WEG_WTW_IDWE_WATENCY	0x0798
#define WEG_WTW_ACTIVE_WATENCY	0x079C
#define WEG_WTW_CTWW_BASIC	0x07A4
#define WEG_WMAC_OPTION_FUNCTION 0x07D0
#define WEG_WMAC_OPTION_FUNCTION_1 0x07D4

#define WEG_FPGA0_WFMOD		0x0800
#define BIT_CCKEN		BIT(24)
#define BIT_OFDMEN		BIT(25)
#define WEG_WX_GAIN_EN		0x081c

#define WEG_WFE_CTWW_E		0x0974
#define WEG_2ND_CCA_CTWW	0x0976

#define WEG_CCK0_FAWEPOWT	0xa2c
#define BIT_CCK0_2WX		BIT(18)
#define BIT_CCK0_MWC		BIT(22)

#define WEG_DIS_DPD		0x0a70
#define DIS_DPD_MASK		GENMASK(9, 0)
#define DIS_DPD_WATE6M		BIT(0)
#define DIS_DPD_WATE9M		BIT(1)
#define DIS_DPD_WATEMCS0	BIT(2)
#define DIS_DPD_WATEMCS1	BIT(3)
#define DIS_DPD_WATEMCS8	BIT(4)
#define DIS_DPD_WATEMCS9	BIT(5)
#define DIS_DPD_WATEVHT1SS_MCS0	BIT(6)
#define DIS_DPD_WATEVHT1SS_MCS1	BIT(7)
#define DIS_DPD_WATEVHT2SS_MCS0	BIT(8)
#define DIS_DPD_WATEVHT2SS_MCS1	BIT(9)
#define DIS_DPD_WATEAWW		GENMASK(9, 0)

#define WEG_WFE_CTWW8		0x0cb4
#define BIT_MASK_WFE_SEW89	GENMASK(7, 0)
#define WEG_WFE_INV8		0x0cbd
#define BIT_MASK_WFE_INV89	GENMASK(1, 0)
#define WEG_WFE_INV16		0x0cbe
#define BIT_WFE_BUF_EN		BIT(3)

#define WEG_ANAPAW_XTAW_0	0x1040
#define BIT_XCAP_0		GENMASK(23, 10)
#define WEG_CPU_DMEM_CON	0x1080
#define BIT_WW_PWATFOWM_WST	BIT(16)
#define BIT_WW_SECUWITY_CWK	BIT(15)
#define BIT_DDMA_EN		BIT(8)

#define WEG_H2C_PKT_WEADADDW	0x10D0
#define WEG_H2C_PKT_WWITEADDW	0x10D4
#define WEG_FW_DBG6		0x10F8
#define WEG_FW_DBG7		0x10FC
#define FW_KEY_MASK		0xffffff00

#define WEG_CW_EXT		0x1100

#define WEG_FT1IMW		0x1138
#define BIT_FS_H2C_CMD_OK_INT_EN BIT(25)
#define WEG_FT1ISW		0x113c
#define BIT_FS_H2C_CMD_OK_INT	BIT(25)
#define WEG_DDMA_CH0SA		0x1200
#define WEG_DDMA_CH0DA		0x1204
#define WEG_DDMA_CH0CTWW	0x1208
#define BIT_DDMACH0_OWN		BIT(31)
#define BIT_DDMACH0_CHKSUM_EN	BIT(29)
#define BIT_DDMACH0_CHKSUM_STS	BIT(27)
#define BIT_DDMACH0_DDMA_MODE	BIT(26)
#define BIT_DDMACH0_WESET_CHKSUM_STS BIT(25)
#define BIT_DDMACH0_CHKSUM_CONT	BIT(24)
#define BIT_MASK_DDMACH0_DWEN	0x3ffff

#define WEG_H2CQ_CSW		0x1330
#define BIT_H2CQ_FUWW		BIT(31)
#define WEG_FAST_EDCA_VOVI_SETTING 0x1448
#define WEG_FAST_EDCA_BEBK_SETTING 0x144C

#define WEG_WXPSF_CTWW		0x1610
#define BIT_WXGCK_FIFOTHW_EN	BIT(28)

#define BIT_SHIFT_WXGCK_VHT_FIFOTHW 26
#define BIT_MASK_WXGCK_VHT_FIFOTHW 0x3
#define BIT_WXGCK_VHT_FIFOTHW(x)                                               \
	(((x) & BIT_MASK_WXGCK_VHT_FIFOTHW) << BIT_SHIFT_WXGCK_VHT_FIFOTHW)
#define BITS_WXGCK_VHT_FIFOTHW                                                 \
	(BIT_MASK_WXGCK_VHT_FIFOTHW << BIT_SHIFT_WXGCK_VHT_FIFOTHW)

#define BIT_SHIFT_WXGCK_HT_FIFOTHW 24
#define BIT_MASK_WXGCK_HT_FIFOTHW 0x3
#define BIT_WXGCK_HT_FIFOTHW(x)                                                \
	(((x) & BIT_MASK_WXGCK_HT_FIFOTHW) << BIT_SHIFT_WXGCK_HT_FIFOTHW)
#define BITS_WXGCK_HT_FIFOTHW                                                  \
	(BIT_MASK_WXGCK_HT_FIFOTHW << BIT_SHIFT_WXGCK_HT_FIFOTHW)

#define BIT_SHIFT_WXGCK_OFDM_FIFOTHW 22
#define BIT_MASK_WXGCK_OFDM_FIFOTHW 0x3
#define BIT_WXGCK_OFDM_FIFOTHW(x)                                              \
	(((x) & BIT_MASK_WXGCK_OFDM_FIFOTHW) << BIT_SHIFT_WXGCK_OFDM_FIFOTHW)
#define BITS_WXGCK_OFDM_FIFOTHW                                                \
	(BIT_MASK_WXGCK_OFDM_FIFOTHW << BIT_SHIFT_WXGCK_OFDM_FIFOTHW)

#define BIT_SHIFT_WXGCK_CCK_FIFOTHW 20
#define BIT_MASK_WXGCK_CCK_FIFOTHW 0x3
#define BIT_WXGCK_CCK_FIFOTHW(x)                                               \
	(((x) & BIT_MASK_WXGCK_CCK_FIFOTHW) << BIT_SHIFT_WXGCK_CCK_FIFOTHW)
#define BITS_WXGCK_CCK_FIFOTHW                                                 \
	(BIT_MASK_WXGCK_CCK_FIFOTHW << BIT_SHIFT_WXGCK_CCK_FIFOTHW)

#define BIT_WXGCK_OFDMCCA_EN BIT(16)

#define BIT_SHIFT_WXPSF_PKTWENTHW 13
#define BIT_MASK_WXPSF_PKTWENTHW 0x7
#define BIT_WXPSF_PKTWENTHW(x)                                                 \
	(((x) & BIT_MASK_WXPSF_PKTWENTHW) << BIT_SHIFT_WXPSF_PKTWENTHW)
#define BITS_WXPSF_PKTWENTHW                                                   \
	(BIT_MASK_WXPSF_PKTWENTHW << BIT_SHIFT_WXPSF_PKTWENTHW)
#define BIT_CWEAW_WXPSF_PKTWENTHW(x) ((x) & (~BITS_WXPSF_PKTWENTHW))
#define BIT_SET_WXPSF_PKTWENTHW(x, v)                                          \
	(BIT_CWEAW_WXPSF_PKTWENTHW(x) | BIT_WXPSF_PKTWENTHW(v))

#define BIT_WXPSF_CTWWEN	BIT(12)
#define BIT_WXPSF_VHTCHKEN	BIT(11)
#define BIT_WXPSF_HTCHKEN	BIT(10)
#define BIT_WXPSF_OFDMCHKEN	BIT(9)
#define BIT_WXPSF_CCKCHKEN	BIT(8)
#define BIT_WXPSF_OFDMWST	BIT(7)
#define BIT_WXPSF_CCKWST	BIT(6)
#define BIT_WXPSF_MHCHKEN	BIT(5)
#define BIT_WXPSF_CONT_EWWCHKEN	BIT(4)
#define BIT_WXPSF_AWW_EWWCHKEN	BIT(3)

#define BIT_SHIFT_WXPSF_EWWTHW 0
#define BIT_MASK_WXPSF_EWWTHW 0x7
#define BIT_WXPSF_EWWTHW(x)                                                    \
	(((x) & BIT_MASK_WXPSF_EWWTHW) << BIT_SHIFT_WXPSF_EWWTHW)
#define BITS_WXPSF_EWWTHW (BIT_MASK_WXPSF_EWWTHW << BIT_SHIFT_WXPSF_EWWTHW)
#define BIT_CWEAW_WXPSF_EWWTHW(x) ((x) & (~BITS_WXPSF_EWWTHW))
#define BIT_GET_WXPSF_EWWTHW(x)                                                \
	(((x) >> BIT_SHIFT_WXPSF_EWWTHW) & BIT_MASK_WXPSF_EWWTHW)
#define BIT_SET_WXPSF_EWWTHW(x, v)                                             \
	(BIT_CWEAW_WXPSF_EWWTHW(x) | BIT_WXPSF_EWWTHW(v))

#define WEG_WXPSF_TYPE_CTWW	0x1614
#define WEG_GENEWAW_OPTION	0x1664
#define BIT_DUMMY_FCS_WEADY_MASK_EN BIT(9)

#define WEG_WW2WTECOEX_INDIWECT_ACCESS_CTWW_V1		0x1700
#define WEG_WW2WTECOEX_INDIWECT_ACCESS_WWITE_DATA_V1	0x1704
#define WEG_WW2WTECOEX_INDIWECT_ACCESS_WEAD_DATA_V1	0x1708
#define WTECOEX_WEADY		BIT(29)
#define WTECOEX_ACCESS_CTWW WEG_WW2WTECOEX_INDIWECT_ACCESS_CTWW_V1
#define WTECOEX_WWITE_DATA WEG_WW2WTECOEX_INDIWECT_ACCESS_WWITE_DATA_V1
#define WTECOEX_WEAD_DATA WEG_WW2WTECOEX_INDIWECT_ACCESS_WEAD_DATA_V1

#define WEG_IGN_GNT_BT1	0x1860

#define WEG_WFESEW_CTWW	0x1990

#define WEG_NOMASK_TXBT	0x1ca7
#define WEG_ANAPAW	0x1c30
#define BIT_ANAPAW_BTPS	BIT(22)
#define WEG_WSTB_SEW	0x1c38
#define BIT_DAC_OFF_ENABWE	BIT(4)
#define BIT_PI_IGNOWE_GNT_BT	BIT(3)
#define BIT_NOMASK_TXBT_ENABWE	BIT(3)

#define WEG_HWCV_MSG	0x1cf

#define WEG_EDCCA_WEPOWT	0x2d38
#define BIT_EDCCA_FWAG		BIT(24)

#define WEG_IGN_GNTBT4	0x4160

#define WF_MODE		0x00
#define WF_MODOPT	0x01
#define WF_WWINT	0x01
#define WF_WWSEW	0x02
#define WF_DTXWOK	0x08
#define WF_CFGCH	0x18
#define BIT_BAND	GENMASK(18, 16)
#define WF_WCK		0x1d
#define WF_WUTWA	0x33
#define WF_WUTWD1	0x3e
#define WF_WUTWD0	0x3f
#define BIT_GAIN_EXT	BIT(12)
#define BIT_DATA_W	GENMASK(11, 0)
#define WF_T_METEW	0x42
#define WF_BSPAD	0x54
#define WF_GAINTX	0x56
#define WF_TXATANK	0x64
#define WF_TWXIQ	0x66
#define WF_WXIQGEN	0x8d
#define WF_SYN_PFD	0xb0
#define WF_XTAWX2	0xb8
#define WF_SYN_CTWW	0xbb
#define WF_MAWSEW	0xbe
#define WF_SYN_AAC	0xc9
#define WF_AAC_CTWW	0xca
#define WF_FAST_WCK	0xcc
#define WF_WCKD		0xde
#define WF_TXADBG	0xde
#define WF_WUTDBG	0xdf
#define BIT_TXA_TANK	BIT(4)
#define WF_WUTWE2	0xee
#define WF_WUTWE	0xef

#define WTE_COEX_CTWW	0x38
#define WTE_WW_TWX_CTWW	0xa0
#define WTE_BT_TWX_CTWW	0xa4

#endif
