Classic Timing Analyzer report for lab3_1
Mon Jun 22 09:57:48 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.700 ns                         ; enable                                                                                                 ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 36.700 ns                        ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2]                                                                                            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.200 ns                        ; enable                                                                                                 ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 72.46 MHz ( period = 13.800 ns ) ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                        ;                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ATC144-3   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 8.100 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0]                   ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[14]                  ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[0]                   ; freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]                  ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1]                   ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[14]                  ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0]                   ; freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[13]                  ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[1]                   ; freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]                  ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                            ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                     ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.700 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A   ; None         ; 5.700 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A   ; None         ; 5.700 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 5.700 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 5.600 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A   ; None         ; 5.600 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A   ; None         ; 5.600 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 5.600 ns   ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 3.800 ns   ; enable ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk      ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                   ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 36.700 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.700 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.700 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 36.600 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 36.500 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.500 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.500 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 36.400 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.300 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.200 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 36.000 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 36.000 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 36.000 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.700 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.600 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.500 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 35.400 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 35.300 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.200 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.100 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 35.000 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.900 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.800 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.500 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.300 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.300 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[1]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 34.200 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 34.100 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.000 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 34.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.900 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.800 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 33.700 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.600 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.400 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.300 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.200 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 33.200 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 33.200 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 33.100 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.000 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 33.000 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 32.800 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[0]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 32.500 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 32.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.400 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[3]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 32.300 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.300 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.200 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 32.100 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 32.100 ns  ; clock:m3|count_00_59_bcd:m7|lpm_counter:count0reg_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 32.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 31.700 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 31.600 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 31.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 31.300 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 31.100 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 31.000 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 31.000 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 30.800 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 30.600 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 30.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 30.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 30.400 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 30.000 ns  ; clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 29.700 ns  ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; carry       ; clk        ;
; N/A   ; None         ; 29.600 ns  ; clock:m3|count_00_59_bcd:m7|carryreg                                                                   ; carry       ; clk        ;
; N/A   ; None         ; 29.600 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 29.400 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 29.400 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 29.400 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 29.300 ns  ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 28.500 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 28.500 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 28.500 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 28.300 ns  ; clock:m3|count_00_23_bcd:m6|count1reg[2]                                                               ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 28.200 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 28.100 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 27.400 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 22.800 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 22.700 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 22.500 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; dpt         ; clk        ;
; N/A   ; None         ; 22.200 ns  ; clock:m3|count_00_23_bcd:m6|carryreg                                                                   ; carry       ; clk        ;
; N/A   ; None         ; 14.900 ns  ; seg7_select:m5|seg7_sel[2]                                                                             ; seg7_sel[2] ; clk        ;
; N/A   ; None         ; 14.900 ns  ; seg7_select:m5|seg7_sel[1]                                                                             ; seg7_sel[1] ; clk        ;
; N/A   ; None         ; 14.400 ns  ; seg7_select:m5|seg7_sel[0]                                                                             ; seg7_sel[0] ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                   ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                     ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.200 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A           ; None        ; -0.200 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -0.200 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A           ; None        ; -0.200 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A           ; None        ; -0.700 ns ; enable ; clock:m3|count_00_59_bcd:m8|carryreg                                                                   ; clk      ;
; N/A           ; None        ; -2.500 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A           ; None        ; -2.500 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -2.500 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A           ; None        ; -2.500 ns ; enable ; clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 09:57:47 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_1 -c lab3_1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]" as buffer
    Info: Detected ripple clock "freq_div:m2|lpm_counter:divider_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[14]" as buffer
Info: Clock "clk" has Internal fmax of 72.46 MHz between source register "clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]" and destination register "clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]" (period= 13.8 ns)
    Info: + Longest register to register delay is 11.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: 2: + IC(0.200 ns) + CELL(2.300 ns) = 2.500 ns; Loc. = LC1_A36; Fanout = 1; COMB Node = 'clock:m3|count_00_59_bcd:m7|LessThan0~0'
        Info: 3: + IC(1.500 ns) + CELL(2.300 ns) = 6.300 ns; Loc. = LC8_A35; Fanout = 3; COMB Node = 'clock:m3|count_00_59_bcd:m7|LessThan0~1'
        Info: 4: + IC(1.600 ns) + CELL(2.200 ns) = 10.100 ns; Loc. = LC3_A36; Fanout = 4; COMB Node = 'clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~1'
        Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 11.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 8.200 ns ( 70.09 % )
        Info: Total interconnect delay = 3.500 ns ( 29.91 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 9.700 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]'
            Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
            Info: Total cell delay = 2.100 ns ( 21.65 % )
            Info: Total interconnect delay = 7.600 ns ( 78.35 % )
        Info: - Longest clock path from clock "clk" to source register is 9.700 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]'
            Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A36; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m7|lpm_counter:count1reg_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
            Info: Total cell delay = 2.100 ns ( 21.65 % )
            Info: Total interconnect delay = 7.600 ns ( 78.35 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Micro setup delay of destination is 1.400 ns
Info: tsu for register "clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]" (data pin = "enable", clock pin = "clk") is 5.700 ns
    Info: + Longest pin to register delay is 14.000 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'
        Info: 2: + IC(4.200 ns) + CELL(2.200 ns) = 12.300 ns; Loc. = LC2_A19; Fanout = 7; COMB Node = 'clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~0'
        Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 14.000 ns; Loc. = LC4_A19; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 9.600 ns ( 68.57 % )
        Info: Total interconnect delay = 4.400 ns ( 31.43 % )
    Info: + Micro setup delay of destination is 1.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 9.700 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_A19; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m8|lpm_counter:count1reg_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 2.100 ns ( 21.65 % )
        Info: Total interconnect delay = 7.600 ns ( 78.35 % )
Info: tco from clock "clk" to destination pin "seg7_out[5]" through register "clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]" is 36.700 ns
    Info: + Longest clock path from clock "clk" to source register is 9.700 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC4_F31; Fanout = 6; REG Node = 'clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 2.100 ns ( 21.65 % )
        Info: Total interconnect delay = 7.600 ns ( 78.35 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Longest register to pin delay is 26.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_F31; Fanout = 6; REG Node = 'clock:m3|count_00_23_bcd:m6|lpm_counter:count0reg_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: 2: + IC(3.600 ns) + CELL(2.200 ns) = 5.800 ns; Loc. = LC5_A30; Fanout = 1; COMB Node = 'count_out[0]~22'
        Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 8.200 ns; Loc. = LC6_A30; Fanout = 1; COMB Node = 'count_out[0]~23'
        Info: 4: + IC(0.200 ns) + CELL(2.200 ns) = 10.600 ns; Loc. = LC4_A30; Fanout = 7; COMB Node = 'count_out[0]~24'
        Info: 5: + IC(3.900 ns) + CELL(2.300 ns) = 16.800 ns; Loc. = LC1_F19; Fanout = 1; COMB Node = 'bcd_to_seg7_1:m4|WideOr1~0'
        Info: 6: + IC(3.200 ns) + CELL(6.300 ns) = 26.300 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'seg7_out[5]'
        Info: Total cell delay = 15.200 ns ( 57.79 % )
        Info: Total interconnect delay = 11.100 ns ( 42.21 % )
Info: th for register "clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]" (data pin = "enable", clock pin = "clk") is -0.200 ns
    Info: + Longest clock path from clock "clk" to destination register is 9.700 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 28; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_B10; Fanout = 28; REG Node = 'freq_div:m1|lpm_counter:divider_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[12]'
        Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 9.700 ns; Loc. = LC5_A20; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 2.100 ns ( 21.65 % )
        Info: Total interconnect delay = 7.600 ns ( 78.35 % )
    Info: + Micro hold delay of destination is 1.700 ns
    Info: - Shortest pin to register delay is 11.600 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 15; PIN Node = 'enable'
        Info: 2: + IC(4.200 ns) + CELL(1.500 ns) = 11.600 ns; Loc. = LC5_A20; Fanout = 5; REG Node = 'clock:m3|count_00_59_bcd:m8|lpm_counter:count0reg_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: Total cell delay = 7.400 ns ( 63.79 % )
        Info: Total interconnect delay = 4.200 ns ( 36.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Mon Jun 22 09:57:48 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


