\section{Program Code}

\subsection{add.v}

\lstinputlisting[language=Verilog, caption={Source: add.v}, label={lst:add.v}]{../src/add.v}

\subsection{alu.v}
\lstinputlisting[language=Verilog, caption={Source: alu.v}, label={lst:alu.v}]{../src/alu.v}

\subsection{angle\_converter.v}
\lstinputlisting[language=Verilog, caption={Source: angle\_converter.v}, label={lst:angle\_converter.v}]{../src/angle\_converter.v}

\subsection{arccos.v}
\lstinputlisting[language=Verilog, caption={Source: arccos.v}, label={lst:arccos.v}]{../src/arccos.v}

\subsection{arcsin.v}
\lstinputlisting[language=Verilog, caption={Source: arcsin.v}, label={lst:arcsin.v}]{../src/arcsin.v}

\subsection{arctan.v}
\lstinputlisting[language=Verilog, caption={Source: arctan.v}, label={lst:arctan.v}]{../src/arctan.v}

\subsection{bf16\_divider.v}
\lstinputlisting[language=Verilog, caption={Source: bf16\_divider.v}, label={lst:bf16\_divider.v}]{../src/bf16\_divider.v}

\subsection{cal.v}
\lstinputlisting[language=Verilog, caption={Source: cal.v}, label={lst:cal.v}]{../src/cal.v}

\subsection{clock\_divider.v}
\lstinputlisting[language=Verilog, caption={Source: clock\_divider.v}, label={lst:clock\_divider.v}]{../src/clock\_divider.v}

\subsection{cordic\_core.v}
\lstinputlisting[language=Verilog, caption={Source: cordic\_core.v}, label={lst:cordic\_core.v}]{../src/cordic\_core.v}

\subsection{cos.v}
\lstinputlisting[language=Verilog, caption={Source: cos.v}, label={lst:cos.v}]{../src/cos.v}

\subsection{debouncer.v}
\lstinputlisting[language=Verilog, caption={Source: debouncer.v}, label={lst:debouncer.v}]{../src/debouncer.v}

\subsection{display\_controller.v}
\lstinputlisting[language=Verilog, caption={Source: display\_controller.v}, label={lst:display\_controller.v}]{../src/display\_controller.v}

\subsection{div.v}
\lstinputlisting[language=Verilog, caption={Source: div.v}, label={lst:div.v}]{../src/div.v}

\subsection{exp.v}
\lstinputlisting[language=Verilog, caption={Source: exp.v}, label={lst:exp.v}]{../src/exp.v}

\subsection{factorial.v}
\lstinputlisting[language=Verilog, caption={Source: factorial.v}, label={lst:factorial.v}]{../src/factorial.v}

\subsection{input\_controller.v}
\lstinputlisting[language=Verilog, caption={Source: input\_controller.v}, label={lst:input\_controller.v}]{../src/input\_controller.v}

\subsection{input\_output\_controller.v}
\lstinputlisting[language=Verilog, caption={Source: input\_output\_controller.v}, label={lst:input\_output\_controller.v}]{../src/input\_output\_controller.v}

\subsection{log.v}
\lstinputlisting[language=Verilog, caption={Source: log.v}, label={lst:log.v}]{../src/log.v}

\subsection{mul.v}
\lstinputlisting[language=Verilog, caption={Source: mul.v}, label={lst:mul.v}]{../src/mul.v}

% \subsection{muti.v}
% \lstinputlisting[language=Verilog, caption={Source: muti.v}, label={lst:muti.v}]{../src/muti.v}

\subsection{output\_controller.v}
\lstinputlisting[language=Verilog, caption={Source: output\_controller.v}, label={lst:output\_controller.v}]{../src/output\_controller.v}

\subsection{pow.v}
\lstinputlisting[language=Verilog, caption={Source: pow.v}, label={lst:pow.v}]{../src/pow.v}

\subsection{Q14\_to\_BF16.v}
\lstinputlisting[language=Verilog, caption={Source: Q14\_to\_BF16.v}, label={lst:Q14\_to\_BF16.v}]{../src/Q14\_to\_BF16.v}

\subsection{red.v}
\lstinputlisting[language=Verilog, caption={Source: red.v}, label={lst:red.v}]{../src/red.v}

% \subsection{sin.v}
% \lstinputlisting[language=Verilog, caption={Source: sin.v}, label={lst:sin.v}]{../src/sin.v}

\subsection{sqrt.v}
\lstinputlisting[language=Verilog, caption={Source: sqrt.v}, label={lst:sqrt.v}]{../src/sqrt.v}

% \subsection{sub.v}
% \lstinputlisting[language=Verilog, caption={Source: sub.v}, label={lst:sub.v}]{../src/sub.v}

\subsection{tan.v}
\lstinputlisting[language=Verilog, caption={Source: tan.v}, label={lst:tan.v}]{../src/tan.v}
