
---------- Begin Simulation Statistics ----------
final_tick                               2128634216000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62808                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703280                       # Number of bytes of host memory used
host_op_rate                                    63011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37490.42                       # Real time elapsed on the host
host_tick_rate                               56778091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354694095                       # Number of instructions simulated
sim_ops                                    2362302999                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.128634                       # Number of seconds simulated
sim_ticks                                2128634216000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.408419                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              291849323                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           333891547                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19422330                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        460599506                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39047119                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39514962                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          467843                       # Number of indirect misses.
system.cpu0.branchPred.lookups              585730138                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972133                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801844                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13717761                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 554991642                       # Number of branches committed
system.cpu0.commit.bw_lim_events             54100534                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       92617535                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224638100                       # Number of instructions committed
system.cpu0.commit.committedOps            2228445248                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3972724694                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560936                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2860086248     71.99%     71.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    661461443     16.65%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    170524915      4.29%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    163776356      4.12%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     36071305      0.91%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11121949      0.28%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7167938      0.18%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8414006      0.21%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     54100534      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3972724694                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160166                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150747755                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691518058                       # Number of loads committed
system.cpu0.commit.membars                    7608883                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608889      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238671838     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695319894     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264726341     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228445248                       # Class of committed instruction
system.cpu0.commit.refs                     960046263                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224638100                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228445248                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.911225                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.911225                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            620324544                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5728636                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290752336                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2356851457                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1728871095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1619117910                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13741910                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18415266                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10257275                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  585730138                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                421735578                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2282225155                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5722788                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2384005760                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          957                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38893272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137761                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1690639759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330896442                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.560707                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3992312734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2315063938     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1242504208     31.12%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228425941      5.72%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167145385      4.19%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24310243      0.61%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7014662      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  229986      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612317      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6054      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3992312734                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      259470699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13896156                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566636408                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.540939                       # Inst execution rate
system.cpu0.iew.exec_refs                  1000451494                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275335516                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              523020523                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            727421429                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3815029                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6814142                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276856986                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2321030305                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725115978                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10939963                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2299957413                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3701820                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7722162                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13741910                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15476747                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       140606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33012936                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57335                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23898                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8756296                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35903371                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8328781                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23898                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1991728                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11904428                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                949094718                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2283600033                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895348                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849769991                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537092                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2283729012                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2811449874                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1458302287                       # number of integer regfile writes
system.cpu0.ipc                              0.523225                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523225                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612036      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1275587141     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329962      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802427      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           733634882     31.75%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271930877     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2310897377                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4599901                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001991                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 689795     15.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3533552     76.82%     91.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               376552      8.19%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2307885188                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8618942623                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2283599981                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2413638021                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2309597688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2310897377                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11432617                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       92585053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235341                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         13157                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39835862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3992312734                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578837                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2294638684     57.48%     57.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1212501796     30.37%     87.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384996666      9.64%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79781279      2.00%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16252722      0.41%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1950949      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1270569      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             691187      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             228882      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3992312734                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543512                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39036301                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4984266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           727421429                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276856986                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4251783433                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5487626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              566909427                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421238869                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25178825                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1745100509                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16429130                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                65691                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2861064082                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2340007559                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1502106811                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1611079860                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13153313                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13741910                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55276471                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80867937                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2861064038                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        204557                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8866                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50057771                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8819                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6239649854                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4661765746                       # The number of ROB writes
system.cpu0.timesIdled                       56237362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.547322                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17607260                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18821768                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1775324                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31981037                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914392                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         924897                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10505                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35152569                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48196                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1372419                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515050                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2980208                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13761115                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130055995                       # Number of instructions committed
system.cpu1.commit.committedOps             133857751                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    635616375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210595                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.889776                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    578859682     91.07%     91.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28491319      4.48%     95.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9564614      1.50%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9109155      1.43%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2026085      0.32%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       789887      0.12%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3553675      0.56%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       241750      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2980208      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    635616375                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456801                       # Number of function calls committed.
system.cpu1.commit.int_insts                125262139                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888454                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77443411     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40690027     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8120893      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133857751                       # Class of committed instruction
system.cpu1.commit.refs                      48810932                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130055995                       # Number of Instructions Simulated
system.cpu1.committedOps                    133857751                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.914545                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.914545                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            555316552                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421083                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17025868                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153127403                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21746091                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51219283                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1373717                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1111526                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8628884                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35152569                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20879844                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    614353215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148421                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     153655734                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3553244                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054998                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22154677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18521652                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240400                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         638284527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.246689                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.698545                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               544502422     85.31%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53417048      8.37%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24407666      3.82%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10615710      1.66%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3398578      0.53%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1876589      0.29%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65186      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     630      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     698      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           638284527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         881459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1488186                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31382836                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.224419                       # Inst execution rate
system.cpu1.iew.exec_refs                    51804080                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12358272                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              478266839                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39990357                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802241                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1095179                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12639897                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147603536                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39445808                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1442931                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143440725                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3331453                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4893250                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1373717                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12453673                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40453                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          988945                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26641                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1553                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2955                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3101903                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       717419                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1553                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       510521                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        977665                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80258355                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142543864                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864059                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69347977                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.223015                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142586913                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178421164                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95814621                       # number of integer regfile writes
system.cpu1.ipc                              0.203478                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203478                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.25%      5.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85046892     58.70%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43634366     30.12%     94.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8598872      5.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144883656                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4001747                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027620                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 722339     18.05%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3007651     75.16%     93.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               271755      6.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141282012                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         932307542                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142543852                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161350588                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136197850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144883656                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405686                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13745784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           253982                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           282                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5448478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    638284527                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.226989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.695033                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          549554404     86.10%     86.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57006871      8.93%     95.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18359133      2.88%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6191948      0.97%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5179321      0.81%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             678545      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             865635      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             310504      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             138166      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      638284527                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226676                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23497681                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2245926                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39990357                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12639897                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       639165986                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3618096052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              517963430                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89317713                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24928171                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24893043                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4854122                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                47377                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188116090                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150914048                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101439375                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54678483                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8546583                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1373717                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39345946                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12121662                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188116078                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29908                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48760259                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   780254851                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297914564                       # The number of ROB writes
system.cpu1.timesIdled                          14652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10759923                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2399550                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13786476                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2952                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                667358                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14231602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28339889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       351439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       162541                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122397772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7604822                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244881088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7767363                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9952148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5624247                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8483942                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4278511                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4278506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9952149                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     42570527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42570527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1270713664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1270713664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14231684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14231684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14231684                       # Request fanout histogram
system.membus.respLayer1.occupancy        74159260926                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54680198385                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       342977125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   531861955.829958                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       174500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1430653000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2125890399000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2743817000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    355526293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       355526293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    355526293                       # number of overall hits
system.cpu0.icache.overall_hits::total      355526293                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66209285                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66209285                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66209285                       # number of overall misses
system.cpu0.icache.overall_misses::total     66209285                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 863482551497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 863482551497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 863482551497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 863482551497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    421735578                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    421735578                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    421735578                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    421735578                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156992                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156992                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156992                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156992                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13041.713885                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13041.713885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13041.713885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13041.713885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1810                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.807692                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62393788                       # number of writebacks
system.cpu0.icache.writebacks::total         62393788                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3815463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3815463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3815463                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3815463                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62393822                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62393822                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62393822                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62393822                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 765027633999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 765027633999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 765027633999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 765027633999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147945                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147945                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147945                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147945                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12261.272182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12261.272182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12261.272182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12261.272182                       # average overall mshr miss latency
system.cpu0.icache.replacements              62393788                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    355526293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      355526293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66209285                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66209285                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 863482551497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 863482551497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    421735578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    421735578                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156992                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156992                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13041.713885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13041.713885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3815463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3815463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62393822                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62393822                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 765027633999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 765027633999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12261.272182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12261.272182                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          417919900                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62393788                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.698101                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        905864976                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       905864976                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    866198868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       866198868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    866198868                       # number of overall hits
system.cpu0.dcache.overall_hits::total      866198868                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81290445                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81290445                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81290445                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81290445                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1707820647110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1707820647110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1707820647110                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1707820647110                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947489313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947489313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947489313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947489313                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085796                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085796                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085796                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085796                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21008.873148                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21008.873148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21008.873148                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21008.873148                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7556906                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       678493                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           155977                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7456                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.448848                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.999598                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56305464                       # number of writebacks
system.cpu0.dcache.writebacks::total         56305464                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26445736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26445736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26445736                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26445736                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54844709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54844709                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54844709                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54844709                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 896801219028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 896801219028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 896801219028                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 896801219028                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057884                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057884                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057884                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057884                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16351.645134                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16351.645134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16351.645134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16351.645134                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56305464                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    616390433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      616390433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     66378386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     66378386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1229706492500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1229706492500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682768819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682768819                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097219                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097219                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18525.706433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18525.706433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17672431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17672431                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48705955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48705955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 708056552500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 708056552500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14537.371303                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14537.371303                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249808435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249808435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14912059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14912059                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 478114154610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 478114154610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264720494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264720494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32062.249392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32062.249392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8773305                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8773305                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6138754                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6138754                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 188744666528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 188744666528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023190                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023190                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30746.413120                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30746.413120                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233906                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233906                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6578.530259                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6578.530259                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1369                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1369                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1707000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1707000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003202                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003202                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 89842.105263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89842.105263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       749000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       749000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027442                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027442                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4652.173913                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4652.173913                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       588000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       588000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027442                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027442                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3652.173913                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3652.173913                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468179                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468179                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125153828500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125153828500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801844                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801844                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386175                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85244.257342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85244.257342                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123685649500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123685649500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386175                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84244.257342                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84244.257342                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          924855015                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56312644                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.423576                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995604                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958918592                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958918592                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62275663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52741013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1214681                       # number of demand (read+write) hits
system.l2.demand_hits::total                116245846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62275663                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52741013                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14489                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1214681                       # number of overall hits
system.l2.overall_hits::total               116245846                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            118158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3562843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2497104                       # number of demand (read+write) misses
system.l2.demand_misses::total                6184555                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           118158                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3562843                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6450                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2497104                       # number of overall misses
system.l2.overall_misses::total               6184555                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10722623994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 348943912511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    627488996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 258824559829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     619118585330                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10722623994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 348943912511                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    627488996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 258824559829                       # number of overall miss cycles
system.l2.overall_miss_latency::total    619118585330                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62393821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56303856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3711785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122430401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62393821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56303856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3711785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122430401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001894                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.308038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.672750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001894                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.308038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.672750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90748.184583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97939.738717                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97285.115659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103649.891966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100107.216337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90748.184583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97939.738717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97285.115659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103649.891966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100107.216337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             205835                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4557                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.168971                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6056298                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5624247                       # number of writebacks
system.l2.writebacks::total                   5624247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         265688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              379863                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        265688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             379863                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       118026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3297155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2383131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5804692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       118026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3297155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2383131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8614136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14418828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9534972495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 296405765069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    559937496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 225254334865                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 531755009925                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9534972495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 296405765069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    559937496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 225254334865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 747914496678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1279669506603                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.304695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.642044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.047412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.304695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.642044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117772                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80787.051116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89897.431291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87764.497806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94520.332649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91607.790719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80787.051116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89897.431291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87764.497806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94520.332649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86824.087370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88749.897468                       # average overall mshr miss latency
system.l2.replacements                       21664201                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13371401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13371401                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13371401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13371401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108762097                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108762097                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108762097                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108762097                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8614136                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8614136                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 747914496678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 747914496678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86824.087370                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86824.087370                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       302500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.957447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.655172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6044.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4726.562500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       901000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       366500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1267500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.957447                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.655172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19289.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19804.687500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5133328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           519466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5652794                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2470946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1983446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4454392                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 244465686338                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 202492721468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  446958407806                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7604274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10107186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.324942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.792455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.440715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98936.069966                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102091.371012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100341.058399                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       123076                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57665                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           180741                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2347870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1925781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4273651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 210558030857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 177772338485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 388330369342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.308757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.422833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89680.446897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92311.814524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90866.186626                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62275663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14489                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62290152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       118158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10722623994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    627488996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11350112990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62393821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62414760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001894                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.308038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90748.184583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97285.115659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91086.551345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       118026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       124406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9534972495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    559937496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10094909991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.304695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80787.051116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87764.497806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81144.880400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47607685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       695215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          48302900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1091897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       513658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1605555                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 104478226173                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  56331838361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160810064534                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48699582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1208873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49908455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.424907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95685.056533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109667.986016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100158.552360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       142612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        56308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       198920                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       949285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       457350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1406635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  85847734212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47481996380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133329730592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.378328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90434.099572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103819.823724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94786.302482                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          742                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               799                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          483                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             529                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6531498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1583997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8115495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1225                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1328                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.394286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.446602                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.398343                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13522.770186                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34434.717391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15341.200378                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          123                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          379                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          406                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7524240                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       543498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8067738                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.309388                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.262136                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.305723                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19852.875989                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20129.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19871.275862                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   252610695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21665121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.659787                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.512333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.616671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.606344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.318664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.937029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.342766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1978187721                       # Number of tag accesses
system.l2.tags.data_accesses               1978187721                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7553664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     211264320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        408320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     152646720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    538888832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          910761856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7553664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       408320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7961984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359951808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359951808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         118026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3301005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2385105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8420138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14230654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5624247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5624247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3548597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99248766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           191823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71711109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    253161782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427862077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3548597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       191823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3740419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169099888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169099888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169099888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3548597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99248766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          191823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71711109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    253161782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            596961965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5547420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    118026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3180510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2317487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8397066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012989820750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338680                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338680                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27799393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5226125                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14230655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5624247                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14230655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5624247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 211186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 76827                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            709834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            728634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            721551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            797077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1247353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1152727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            982604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            942768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            875816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1070111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           854323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           849165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           769826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           755204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           764860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           797616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            291788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            293660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            360794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            420086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            416674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            415567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            380294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            411225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           362671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           323357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           309037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 511541713728                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                70097345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            774406757478                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36487.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55237.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9965729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2968423                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14230655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5624247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3355428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3404865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2152989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1328180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  673810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  548196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  467146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  403460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  336972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  272608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 240772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 357861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 180354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  72296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  55947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  42150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 304579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 335396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 352077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 370908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 375524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 381489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 390345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 375204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 370630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 363120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 352085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 350287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 347602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     46                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6632701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.803349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.184637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.881062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2864753     43.19%     43.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2266362     34.17%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       575817      8.68%     86.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       318205      4.80%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       211443      3.19%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115090      1.74%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        60373      0.91%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37609      0.57%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       183049      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6632701                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.394186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.553518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338675    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338680                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286013     84.45%     84.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7662      2.26%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27486      8.12%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10348      3.06%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4045      1.19%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1599      0.47%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              749      0.22%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              393      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              203      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               46      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338680                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              897246016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13515904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355033408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               910761920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359951808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       421.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2128634204500                       # Total gap between requests
system.mem_ctrls.avgGap                     107209.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7553664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    203552640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       408320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    148319168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    537412224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355033408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3548596.533506064676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95625936.325736477971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 191822.529644050403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69678090.714294895530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 252468094.311606228352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166789298.664548009634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       118026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3301005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2385105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8420139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5624247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4641393432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 160312235009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    291530243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 126522277405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 482639321389                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50716332473268                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39325.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48564.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45694.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53046.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57319.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9017444.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23385791940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12429820425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48101615940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14444423820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     168032127120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     337596420540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     533103816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1137094016265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.189485                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1382357889297                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71079580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 675196746703                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23971786020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12741279870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51997392720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14512988520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     168032127120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     521027565930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     378635483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1170918623700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.079772                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 978671264089                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71079580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1078883371911                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20790315166.666668                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100244806920.154556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 780731153500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   319876796500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1808757419500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20855898                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20855898                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20855898                       # number of overall hits
system.cpu1.icache.overall_hits::total       20855898                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23946                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23946                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23946                       # number of overall misses
system.cpu1.icache.overall_misses::total        23946                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    933098500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    933098500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    933098500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    933098500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20879844                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20879844                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20879844                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20879844                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38966.779420                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38966.779420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38966.779420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38966.779420                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20907                       # number of writebacks
system.cpu1.icache.writebacks::total            20907                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3007                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3007                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3007                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3007                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20939                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20939                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20939                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20939                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    816302500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    816302500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    816302500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    816302500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38984.789149                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38984.789149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38984.789149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38984.789149                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20907                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20855898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20855898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23946                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23946                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    933098500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    933098500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20879844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20879844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38966.779420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38966.779420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3007                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3007                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20939                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20939                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    816302500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    816302500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38984.789149                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38984.789149                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.191681                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20376105                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20907                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           974.606830                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        293861000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.191681                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41780627                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41780627                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38164684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38164684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38164684                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38164684                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8270323                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8270323                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8270323                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8270323                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 526128374343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 526128374343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 526128374343                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 526128374343                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46435007                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46435007                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46435007                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46435007                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178105                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178105                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63616.423971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63616.423971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63616.423971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63616.423971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2355697                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       524111                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            42253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5024                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.752183                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   104.321457                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3711754                       # number of writebacks
system.cpu1.dcache.writebacks::total          3711754                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5900761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5900761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5900761                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5900761                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2369562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2369562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2369562                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2369562                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 163931495090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 163931495090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 163931495090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 163931495090                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69182.192781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69182.192781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69182.192781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69182.192781                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3711754                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33618392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33618392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4696164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4696164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 276544411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 276544411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38314556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38314556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.122569                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.122569                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58887.298442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58887.298442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3486791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3486791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1209373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1209373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  66663141000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66663141000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031564                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55122.068212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55122.068212                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4546292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4546292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3574159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3574159                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 249583963343                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 249583963343                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120451                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.440143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69830.123210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69830.123210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2413970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2413970                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1160189                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1160189                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  97268354090                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  97268354090                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83838.369516                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83838.369516                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7551000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7551000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48095.541401                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48095.541401                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3540500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095041                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76967.391304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76967.391304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       481500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       481500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.227373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.227373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4674.757282                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4674.757282                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       378500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       378500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.227373                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.227373                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3674.757282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3674.757282                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451677                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451677                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349896                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349896                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 117190332000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 117190332000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355089                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355089                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86814.341253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86814.341253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349896                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349896                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 115840436000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 115840436000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355089                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355089                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85814.341253                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85814.341253                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.883596                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44335166                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3719349                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.920141                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        293872500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.883596                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104194410                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104194410                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2128634216000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112324217                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18995648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109060504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16039954                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13169594                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10121266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10121266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62414760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49909458                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1328                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187181429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168923663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        62785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11143284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367311161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7986406912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7206996352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2678144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    475106432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15671187840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34849426                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360917440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        157282257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              149198391     94.86%     94.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7871667      5.00%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 209053      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3146      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          157282257                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       244873286075                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84474295355                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93596638658                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5581910824                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          31466383                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2351692902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 445703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731264                       # Number of bytes of host memory used
host_op_rate                                   447957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6167.55                       # Real time elapsed on the host
host_tick_rate                               36166483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2748896136                       # Number of instructions simulated
sim_ops                                    2762799522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223059                       # Number of seconds simulated
sim_ticks                                223058686500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.526150                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26239035                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29639869                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           646806                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39261692                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3351754                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3361866                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10112                       # Number of indirect misses.
system.cpu0.branchPred.lookups               54579048                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2951                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1874                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           571080                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774656                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9939028                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11262683                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746791                       # Number of instructions committed
system.cpu0.commit.committedOps             203893898                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    440999430                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.462345                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408705                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    366466765     83.10%     83.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31544475      7.15%     90.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16950004      3.84%     94.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10199876      2.31%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3395675      0.77%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       588528      0.13%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1593330      0.36%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       321749      0.07%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9939028      2.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    440999430                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999123                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307631                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868923                       # Number of loads committed
system.cpu0.commit.membars                    4721139                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721270      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005333     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870645     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219170      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893898                       # Class of committed instruction
system.cpu0.commit.refs                      50090033                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746791                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893898                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.216564                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.216564                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            332521376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                75853                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25821831                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216906049                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22560203                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 82913744                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                571777                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               150057                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4240231                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   54579048                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34195640                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    405939931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140187                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     218103614                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          417                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1295144                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122658                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36219342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29590789                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.490156                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         442807331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.499658                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896052                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               301851418     68.17%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                82024457     18.52%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47197022     10.66%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8477934      1.91%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   54583      0.01%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1608156      0.36%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17178      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575118      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           442807331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      643                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     458                       # number of floating regfile writes
system.cpu0.idleCycles                        2160781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              580394                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52520674                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.479362                       # Inst execution rate
system.cpu0.iew.exec_refs                    54059019                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4723018                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14093876                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             48722407                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            95871                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4860531                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          214997139                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49336001                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           345666                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            213300605                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                249390                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             62950497                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                571777                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             63382058                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       563798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          278651                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16305                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2853484                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       639421                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           429                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       423979                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        156415                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                164080988                       # num instructions consuming a value
system.cpu0.iew.wb_count                    211365956                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751358                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123283603                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.475014                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     211453757                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               276575534                       # number of integer regfile reads
system.cpu0.int_regfile_writes              154360253                       # number of integer regfile writes
system.cpu0.ipc                              0.451149                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.451149                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721708      2.21%      2.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            154661104     72.39%     74.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27429      0.01%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49460      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                231      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                84      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49463112     23.15%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4722747      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            181      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             213646270                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    750                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1460                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          703                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               791                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     558227                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002613                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 448895     80.41%     80.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      7      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                107015     19.17%     99.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2270      0.41%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             209482039                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         870687056                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    211365253                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        226099994                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 208699013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                213646270                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298126                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11103244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30417                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           877                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4800697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    442807331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.482481                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.996541                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          320961542     72.48%     72.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68498629     15.47%     87.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35245028      7.96%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6359588      1.44%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7335826      1.66%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1121897      0.25%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2626934      0.59%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             398668      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             259219      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      442807331                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.480138                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2428044                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          684687                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            48722407                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4860531                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1075                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       444968112                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1149261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               79064180                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752877                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1670068                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24220801                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              45868119                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                89675                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            280812158                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             215878560                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          157757809                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 85038241                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2718124                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                571777                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52684280                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9004937                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              672                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       280811486                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     201228052                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574558                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13419479                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574438                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   646212823                       # The number of ROB reads
system.cpu0.rob.rob_writes                  432217813                       # The number of ROB writes
system.cpu0.timesIdled                          85255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  367                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.123259                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27434999                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30441641                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983257                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40155045                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3000173                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3000762                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             589                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55390653                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          500                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1514                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981438                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334826                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9279679                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297083                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17307961                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455250                       # Number of instructions committed
system.cpu1.commit.committedOps             196602625                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    391648985                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.501987                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.448504                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    318491963     81.32%     81.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31494825      8.04%     89.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16594653      4.24%     93.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10151564      2.59%     96.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3130831      0.80%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       647674      0.17%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1539896      0.39%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       317900      0.08%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9279679      2.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    391648985                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123281                       # Number of function calls committed.
system.cpu1.commit.int_insts                184019064                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434036                       # Number of loads committed
system.cpu1.commit.membars                    4721408                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721408      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541208     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435550     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904283      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602625                       # Class of committed instruction
system.cpu1.commit.refs                      47339833                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455250                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602625                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.040499                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.040499                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            279473075                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2005                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26818777                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217062105                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22479299                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 87552111                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981745                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2765                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3913328                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55390653                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34218534                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    358759251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94596                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     219600939                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1967128                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.140320                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          34656743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30435172                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.556311                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         394399558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.564783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.930739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252470982     64.01%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                82370866     20.89%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                47642061     12.08%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8766815      2.22%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98558      0.02%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475827      0.37%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     213      0.00%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573836      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     400      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           394399558                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         345680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1019720                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52278735                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.530414                       # Inst execution rate
system.cpu1.iew.exec_refs                    51277504                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946113                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15676454                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             47897564                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576023                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           148911                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4050997                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          213671369                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47331391                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           703349                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            209378375                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                268057                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             43372683                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981745                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             43797479                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       262883                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1498                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4463528                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       145200                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       716804                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        302916                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                161214608                       # num instructions consuming a value
system.cpu1.iew.wb_count                    207726092                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746906                       # average fanout of values written-back
system.cpu1.iew.wb_producers                120412082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.526228                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     207920182                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               271693571                       # number of integer regfile reads
system.cpu1.int_regfile_writes              151587112                       # number of integer regfile writes
system.cpu1.ipc                              0.490076                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.490076                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721696      2.25%      2.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            153896792     73.26%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  82      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            47517879     22.62%     98.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945179      1.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             210081724                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     529903                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002522                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 486043     91.72%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 43856      8.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             205889931                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         815155191                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    207726092                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        230740140                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 207373742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                210081724                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297627                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17068744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62282                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           544                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7647827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    394399558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.532662                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.031264                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          275139166     69.76%     69.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65412217     16.59%     86.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36393470      9.23%     95.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6224266      1.58%     97.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            6887050      1.75%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1235920      0.31%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2521144      0.64%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             335495      0.09%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             250830      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      394399558                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.532196                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2298451                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          659232                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            47897564                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4050997                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    288                       # number of misc regfile reads
system.cpu1.numCycles                       394745238                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    51295311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               62381947                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142778138                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1796863                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24118546                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              30024997                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               168553                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            280515203                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             215386892                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157423551                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 89286851                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2670710                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981745                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36845083                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14645413                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       280515203                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     180785386                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574475                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11227380                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574469                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   596278735                       # The number of ROB reads
system.cpu1.rob.rob_writes                  430709411                       # The number of ROB writes
system.cpu1.timesIdled                           4542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10462811                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2525272                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13494713                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                611                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                832504                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12671993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25219764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       270911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       220562                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7327327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5549861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14654641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5770423                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12627961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505077                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12042808                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              964                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            680                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42266                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12627963                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37889991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37889991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    843219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               843219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12671879                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12671879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12671879                       # Request fanout histogram
system.membus.respLayer1.occupancy        65223303172                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29633785149                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223058686500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223058686500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 92                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12492467.391304                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15796468.635040                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37816000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   222484033000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    574653500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34057529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34057529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34057529                       # number of overall hits
system.cpu0.icache.overall_hits::total       34057529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       138111                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        138111                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       138111                       # number of overall misses
system.cpu0.icache.overall_misses::total       138111                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2837280500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2837280500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2837280500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2837280500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34195640                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34195640                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34195640                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34195640                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004039                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20543.479520                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20543.479520                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20543.479520                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20543.479520                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.888889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       103433                       # number of writebacks
system.cpu0.icache.writebacks::total           103433                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       103433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103433                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       103433                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103433                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2398959000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2398959000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2398959000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2398959000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003025                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23193.361886                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23193.361886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23193.361886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23193.361886                       # average overall mshr miss latency
system.cpu0.icache.replacements                103433                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34057529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34057529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       138111                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       138111                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2837280500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2837280500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34195640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34195640                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20543.479520                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20543.479520                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       103433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103433                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2398959000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2398959000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23193.361886                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23193.361886                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34161175                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103465                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.171314                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68494713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68494713                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40336778                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40336778                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40336778                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40336778                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8327216                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8327216                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8327216                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8327216                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 517711497275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 517711497275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 517711497275                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 517711497275                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48663994                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48663994                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48663994                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48663994                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171117                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62171.018174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62171.018174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62171.018174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62171.018174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     39319865                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           696603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.445156                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4112232                       # number of writebacks
system.cpu0.dcache.writebacks::total          4112232                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4234154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4234154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4234154                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4234154                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4093062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4093062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4093062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4093062                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 286452340053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 286452340053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 286452340053                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 286452340053                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.084109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.084109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.084109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.084109                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69984.852429                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69984.852429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69984.852429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69984.852429                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4112232                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38612383                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38612383                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7406113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7406113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 457257518000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 457257518000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46018496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46018496                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.160938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.160938                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61740.553783                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61740.553783                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3419426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3419426                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3986687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3986687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 280435502000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 280435502000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086632                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70342.994572                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70342.994572                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1724395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1724395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       921103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       921103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  60453979275                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  60453979275                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645498                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645498                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.348178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.348178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65632.159786                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65632.159786                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       814728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       814728                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6016838053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6016838053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040210                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040210                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56562.519887                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56562.519887                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553589                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553589                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20369                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20369                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    516090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    516090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25337.056311                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25337.056311                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          123                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20246                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20246                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    489398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    489398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24172.577299                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24172.577299                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573354                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573354                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573734                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573734                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000241                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000241                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5881.578947                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5881.578947                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1855000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1855000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4881.578947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4881.578947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            915                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10860000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10860000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.511740                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.511740                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11324.296142                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11324.296142                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          959                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9901000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9901000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.511740                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.511740                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10324.296142                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10324.296142                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996580                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47580420                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4113746                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.566203                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996580                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999893                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107740834                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107740834                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               90219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1637815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1326254                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3056199                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              90219                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1637815                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1911                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1326254                       # number of overall hits
system.l2.overall_hits::total                 3056199                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2474328                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1770240                       # number of demand (read+write) misses
system.l2.demand_misses::total                4260596                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13215                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2474328                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2813                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1770240                       # number of overall misses
system.l2.overall_misses::total               4260596                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1130715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 260542268387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    241387499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 195148247799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     457062618685                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1130715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 260542268387                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    241387499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 195148247799                       # number of overall miss cycles
system.l2.overall_miss_latency::total    457062618685                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          103434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4112143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3096494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7316795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         103434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4112143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3096494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7316795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.127763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.601713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.595470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.571692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.582304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.127763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.601713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.595470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.571692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.582304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85562.996595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105298.193444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85811.410949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110238.299778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107276.685864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85562.996595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105298.193444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85811.410949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110238.299778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107276.685864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1010774                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     45541                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.194813                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6375898                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505077                       # number of writebacks
system.l2.writebacks::total                    505077                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         181227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          72664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              254112                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        181227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         72664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             254112                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2293101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1697576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4006484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2293101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1697576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8793036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12799520                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    991378001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225625881102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    210459999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 173280087386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 400107806488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    991378001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225625881102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    210459999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 173280087386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 765432805915                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1165540612403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.126448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.557641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.577477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.548225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.126448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.557641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.577477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.548225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.749334                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75799.220200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98393.346434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77148.093475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102075.010124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99865.070343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75799.220200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98393.346434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77148.093475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102075.010124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87049.888789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91061.275142                       # average overall mshr miss latency
system.l2.replacements                       18182643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6490533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6490533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6490533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6490533                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8793036                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8793036                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 765432805915                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 765432805915                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87049.888789                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87049.888789                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       909500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.423077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.409449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.414634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16560.606061                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6980.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        10700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       670000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1038000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1708000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.423077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.409449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.414634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20303.030303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19961.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20094.117647                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       362500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       362500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.607143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.596774                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        18125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9797.297297                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       402500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       347000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       749500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.607143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.596774                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20411.764706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20256.756757                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            50335                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          56015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          52126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5311087997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4953605497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10264693494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.526704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.521939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94815.460091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95031.375839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94919.535551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33252                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32649                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65901                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2528922499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2266145498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4795067997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.214039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.195024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.204830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111097.943988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116349.822765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113519.602202                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         90219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              92130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1130715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    241387499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1372102499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       103434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108158                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.127763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.595470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85562.996595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85811.410949                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85606.594647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    991378001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    210459999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1201838000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.126448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.577477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.146147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75799.220200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77148.093475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76032.011134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1587480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1278510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2865990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2418313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1718114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4136427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 255231180390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 190194642302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 445425822692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4005793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2996624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7002417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.603704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.573350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105541.003332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110699.663877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107683.714155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       147975                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40015                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       187990                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2270338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1678099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3948437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 223096958603                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 171013941888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 394110900491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.566764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.559997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98265.966831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101909.328286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99814.407699                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    22777229                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18182707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.252686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.209945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.095624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.420363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.619032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.642539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.268905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.072172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.541290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 133123283                       # Number of tag accesses
system.l2.tags.data_accesses                133123283                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        836992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     146930432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        174592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     108693952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    554258560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          810894528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       836992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       174592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1011584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32324928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32324928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2295788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1698343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8660290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12670227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3752340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        658707510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           782718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        487288586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2484810472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3635341626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3752340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       782718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4535058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      144916697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            144916697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      144916697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3752340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       658707510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          782718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       487288586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2484810472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3780258322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2288110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1694123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8657456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009348517250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28852                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28852                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18845166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12670229                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505077                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12670229                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505077                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2896                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            695561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            690768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            706844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            734290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            664376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            936733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1055838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            981885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            849269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            914394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           795815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           722122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           727846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           692088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           760597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           727070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 489323859705                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                63277480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            726614409705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38664.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57414.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10439193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  472719                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12670229                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505077                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1374885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1472595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1208270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1099195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  978564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  908162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  832906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  757661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  675669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  604058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 583208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 821603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 557676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 280409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 206391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 146254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  93511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2245767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.968623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.506710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.287426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202751      9.03%      9.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       927400     41.30%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       287721     12.81%     63.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       174526      7.77%     70.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       133394      5.94%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        96120      4.28%     81.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62217      2.77%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43898      1.95%     85.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       317740     14.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2245767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     438.636420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9958.241072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        28836     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983           13      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28852                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.405483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.259953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.523106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17086     59.22%     59.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1031      3.57%     62.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5641     19.55%     82.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2017      6.99%     89.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              763      2.64%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              513      1.78%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              357      1.24%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              304      1.05%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              279      0.97%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              240      0.83%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              166      0.58%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              137      0.47%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               91      0.32%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               71      0.25%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               41      0.14%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               27      0.09%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               14      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               25      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               11      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                8      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28852                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              809951744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  942912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32139712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               810894656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32324928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3631.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3635.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223058682500                       # Total gap between requests
system.mem_ctrls.avgGap                      16930.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       837056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    146439040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       174592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108423872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    554077184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32139712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3752626.777886096854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 656504538.324715733528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 782717.780416948721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 486077783.839187085629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2483997340.314294338226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144086350.118447422981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2295788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1698343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8660291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    449275353                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 130486805264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     96630780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 102814582361                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 492767115947                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5372651877824                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34350.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56837.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35421.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60538.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56899.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10637292.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7818235740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4155490845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44190895140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1309301280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      17608206720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      93722447790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6730368960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175534946475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        786.945127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16595317273                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7448480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 199014889227                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8216540640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4367194920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46169324880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312093980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      17608206720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      94546781220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6036193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       178256335800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        799.145456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14777770123                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7448480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 200832436377                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                398                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       128430835                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   242508213.997452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          200    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    705853500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197372519500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  25686167000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34213601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34213601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34213601                       # number of overall hits
system.cpu1.icache.overall_hits::total       34213601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4933                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4933                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4933                       # number of overall misses
system.cpu1.icache.overall_misses::total         4933                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    285262500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    285262500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    285262500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    285262500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34218534                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34218534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34218534                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34218534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57827.386986                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57827.386986                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57827.386986                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57827.386986                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4724                       # number of writebacks
system.cpu1.icache.writebacks::total             4724                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          209                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4724                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4724                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4724                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4724                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    269701000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269701000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    269701000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269701000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57091.659610                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57091.659610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57091.659610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57091.659610                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4724                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34213601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34213601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4933                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4933                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    285262500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    285262500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34218534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34218534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57827.386986                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57827.386986                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4724                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4724                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    269701000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269701000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57091.659610                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57091.659610                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           34719057                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4756                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7300.054037                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68441792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68441792                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39997326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39997326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39997326                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39997326                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7429521                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7429521                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7429521                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7429521                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 462888370996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 462888370996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 462888370996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 462888370996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47426847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47426847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47426847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47426847                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156652                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62303.931976                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62303.931976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62303.931976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62303.931976                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     20228548                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5093                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           314694                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             67                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.280056                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.014925                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3096389                       # number of writebacks
system.cpu1.dcache.writebacks::total          3096389                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4355233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4355233                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4355233                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4355233                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3074288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3074288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3074288                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3074288                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 216105283500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 216105283500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 216105283500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 216105283500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064822                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064822                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064822                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064822                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70294.417276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70294.417276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70294.417276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70294.417276                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3096389                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38568784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38568784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6527653                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6527653                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 404141757000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 404141757000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45096437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45096437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144749                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144749                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61912.261114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61912.261114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3553364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3553364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2974289                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2974289                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 210492096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 210492096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70770.559451                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70770.559451                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1428542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1428542                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       901868                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       901868                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58746613996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58746613996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.387000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.387000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65138.816319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65138.816319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       801869                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       801869                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5613187000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5613187000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56132.431324                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56132.431324                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23288                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23288                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    569339500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    569339500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014796                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014796                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24447.762796                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24447.762796                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           82                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23206                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    540245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    540245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014743                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014743                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23280.423166                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23280.423166                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          326                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          326                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1911500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1911500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000207                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000207                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5863.496933                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5863.496933                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1586500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1586500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000207                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4866.564417                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4866.564417                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          496                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            496                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1018                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1018                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8946500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8946500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1514                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.672391                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.672391                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  8788.310413                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  8788.310413                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.672391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.672391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  7788.310413                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  7788.310413                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.938158                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46222553                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3098031                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.919978                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.938158                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998067                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998067                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104250414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104250414                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223058686500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7112577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6756833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17677566                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14470992                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1083                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1788                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207297                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7004420                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       310300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12339143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9291888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21955503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526360000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       604672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396344512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936548608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32658237                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32522112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39983878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156678                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33939844     84.88%     84.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5823472     14.56%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 220562      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39983878                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14651901363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6175593380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155213871                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4651617611                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7129413                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
