{
	"finish__design__instance__count__class:antenna_cell": 9,
	"finish__design__instance__area__class:antenna_cell": 50.8032,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 186.278,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 891.878,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 1594.66,
	"finish__design__instance__count__class:inverter": 69,
	"finish__design__instance__area__class:inverter": 1179.76,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 50.8032,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 3674.76,
	"finish__design__instance__count__class:multi_input_combinational_cell": 234,
	"finish__design__instance__area__class:multi_input_combinational_cell": 11346,
	"finish__design__instance__count": 394,
	"finish__design__instance__area": 18975,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.00225,
	"finish__clock__skew__setup": 0.00621123,
	"finish__clock__skew__hold": 0.00621123,
	"finish__timing__drv__max_slew_limit": 0.861633,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.966688,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0907347,
	"finish__power__switching__total": 0.050439,
	"finish__power__leakage__total": 1.57729e-06,
	"finish__power__total": 0.141175,
	"finish__design__io": 36,
	"finish__design__die__area": 2.83939e+06,
	"finish__design__core__area": 2.82428e+06,
	"finish__design__instance__count": 3740,
	"finish__design__instance__area": 37862.5,
	"finish__design__instance__count__stdcell": 3740,
	"finish__design__instance__area__stdcell": 37862.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0134061,
	"finish__design__instance__utilization__stdcell": 0.0134061,
	"finish__design__rows": 333,
	"finish__design__rows:GF018hv5v_green_sc9": 333,
	"finish__design__sites": 1000665,
	"finish__design__sites:GF018hv5v_green_sc9": 1000665,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}