Analysis & Synthesis report for em_project_final
Sat Apr 24 12:20:54 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next
 11. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_state
 12. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_next
 13. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_state
 14. State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 15. State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 16. State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 17. State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 18. State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 19. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 21. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 22. State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 31. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 32. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 33. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 34. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 35. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 36. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 37. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 38. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 39. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 40. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i
 43. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 44. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 45. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 46. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 47. Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 48. Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 49. Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 50. Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 51. Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 52. Source assignments for em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0
 53. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux
 54. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux
 55. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 56. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 57. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 68. Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 69. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0
 70. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 71. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 72. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 73. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 74. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 75. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 76. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 77. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 78. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 79. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 80. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 81. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 82. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 83. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 84. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 85. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 86. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 87. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo
 88. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 89. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 90. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto
 91. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 92. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller
 93. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 94. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 95. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i
 96. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0
 97. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 98. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 99. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
100. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
101. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
102. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
103. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
104. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
105. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
106. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
107. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
108. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator
109. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
110. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
111. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
112. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent
113. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo
116. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
117. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
120. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_002|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
128. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
129. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
130. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
133. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
135. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
136. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
137. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
138. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
139. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
140. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
141. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
142. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
143. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
144. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
145. Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
146. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller
147. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
148. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
149. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001
150. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002
153. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
154. Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
155. Parameter Settings for Inferred Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
156. Parameter Settings for Inferred Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
157. altsyncram Parameter Settings by Entity Instance
158. Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
159. Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_002"
160. Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_001"
161. Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller"
162. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
163. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
164. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
165. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
166. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
167. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
168. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode"
169. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode"
170. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode"
171. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
172. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
173. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
174. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
175. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
176. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo"
177. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo"
178. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent"
179. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
180. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
181. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
182. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator"
183. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
184. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module"
185. Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read"
186. Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1"
187. Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst"
188. Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"
189. Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0"
190. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i"
191. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
192. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller"
193. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo"
194. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
195. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
196. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
197. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
198. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
199. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
200. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
201. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
202. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
203. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
204. Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
205. Port Connectivity Checks: "em_project_final_pd:PD"
206. Post-Synthesis Netlist Statistics for Top Partition
207. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
208. Elapsed Time Per Partition
209. Analysis & Synthesis Messages
210. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 24 12:20:53 2021           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; em_project_final                                ;
; Top-level Entity Name           ; em_project_final                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1824                                            ;
; Total pins                      ; 93                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 640                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; em_project_final   ; em_project_final   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                ; Library             ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; em_project_final_pd/synthesis/em_project_final_pd.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v                                                                     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_reset_controller.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v                                                      ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v                                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v                                        ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v                  ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v                      ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v                                               ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v                                               ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v                                                ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv                               ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv                         ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv                             ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv                               ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv                             ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv                                               ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv                            ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv                            ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv                                ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv                                                  ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv                                              ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv                                             ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v                                       ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v                                                      ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v                                                     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v                                                      ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v                                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v                                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v                                                 ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv                                    ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v                                              ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                            ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                            ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv                                     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v                                              ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v                                                     ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v                                                         ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v                                                        ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v                                                ; em_project_final_pd ;
; em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v                                               ; em_project_final_pd ;
; ../src/em_project_final.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv                                                                                                         ;                     ;
; sld_virtual_jtag_basic.v                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                  ;                     ;
; sld_jtag_endpoint_adapter.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                             ;                     ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                         ;                     ;
; altera_pll.v                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                              ;                     ;
; altera_pll_dps_lcell_comb.v                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                                                               ;                     ;
; altera_cyclonev_pll.v                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                                                                                                     ;                     ;
; sld_hub.vhd                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                               ; altera_sld          ;
; db/ip/sldebe8bc21/alt_sld_fab.v                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/alt_sld_fab.v                                                                                         ; alt_sld_fab         ;
; db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v                                                                  ; alt_sld_fab         ;
; db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                           ; alt_sld_fab         ;
; db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                        ; alt_sld_fab         ;
; db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                      ; alt_sld_fab         ;
; db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                        ; alt_sld_fab         ;
; sld_jtag_hub.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                          ;                     ;
; sld_rom_sr.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                            ;                     ;
; altsyncram.tdf                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                            ;                     ;
; stratix_ram_block.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                     ;                     ;
; lpm_mux.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                               ;                     ;
; lpm_decode.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                            ;                     ;
; aglobal201.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                            ;                     ;
; a_rdenreg.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                             ;                     ;
; altrom.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                ;                     ;
; altram.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                ;                     ;
; altdpram.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                              ;                     ;
; db/altsyncram_40n1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_40n1.tdf                                                                                                  ;                     ;
; db/altsyncram_g0n1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_g0n1.tdf                                                                                                  ;                     ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1607           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2470           ;
;     -- 7 input functions                    ; 28             ;
;     -- 6 input functions                    ; 526            ;
;     -- 5 input functions                    ; 604            ;
;     -- 4 input functions                    ; 447            ;
;     -- <=3 input functions                  ; 865            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1824           ;
;                                             ;                ;
; I/O pins                                    ; 93             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 640            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- Fractional PLLs                      ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 794            ;
; Total fan-out                               ; 17385          ;
; Average fan-out                             ; 3.83           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                               ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
; |em_project_final                                                                                                                       ; 2470 (2)            ; 1824 (0)                  ; 640               ; 0          ; 93   ; 0            ; |em_project_final                                                                                                                                                                                                                                                                                                                                            ; em_project_final                                          ; work                ;
;    |em_project_final_pd:PD|                                                                                                             ; 2375 (0)            ; 1747 (0)                  ; 640               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD                                                                                                                                                                                                                                                                                                                     ; em_project_final_pd                                       ; em_project_final_pd ;
;       |altera_pll_reconfig_top:pll_reconfig_0|                                                                                          ; 1326 (0)            ; 660 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                                                                              ; altera_pll_reconfig_top                                   ; em_project_final_pd ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                          ; 1326 (1128)         ; 660 (593)                 ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                          ; altera_pll_reconfig_core                                  ; em_project_final_pd ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                     ; altera_std_synchronizer                                   ; em_project_final_pd ;
;             |dprio_mux:dprio_mux_inst|                                                                                                  ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                 ; dprio_mux                                                 ; em_project_final_pd ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                                                      ; 70 (65)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                     ; dyn_phase_shift                                           ; em_project_final_pd ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                  ; generic_lcell_comb                                        ; em_project_final_pd ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                  ; generic_lcell_comb                                        ; em_project_final_pd ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                  ; generic_lcell_comb                                        ; em_project_final_pd ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                  ; generic_lcell_comb                                        ; em_project_final_pd ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                  ; generic_lcell_comb                                        ; em_project_final_pd ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                                                      ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                     ; fpll_dprio_init                                           ; em_project_final_pd ;
;             |generic_lcell_comb:lcell_dprio_read|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                      ; generic_lcell_comb                                        ; em_project_final_pd ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                        ; generic_lcell_comb                                        ; em_project_final_pd ;
;             |self_reset:self_reset_inst|                                                                                                ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                               ; self_reset                                                ; em_project_final_pd ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                          ; altera_reset_controller                                   ; em_project_final_pd ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                                 ; em_project_final_pd ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                          ; altera_reset_controller                                   ; em_project_final_pd ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                                 ; em_project_final_pd ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                                   ; em_project_final_pd ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                 ; em_project_final_pd ;
;       |em_project_final_pd_master_0:master_0|                                                                                           ; 561 (0)             ; 468 (0)                   ; 512               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0                                                                                                                                                                                                                                                                               ; em_project_final_pd_master_0                              ; em_project_final_pd ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 218 (0)             ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master                           ; em_project_final_pd ;
;             |packets_to_master:p2m|                                                                                                     ; 218 (218)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                               ; packets_to_master                                         ; em_project_final_pd ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                               ; altsyncram                                                ; work                ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                ; altsyncram_g0n1                                           ; work                ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets                         ; em_project_final_pd ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 279 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface                           ; em_project_final_pd ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 276 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                            ; altera_jtag_dc_streaming                                  ; em_project_final_pd ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                ; altera_avalon_st_clock_crosser                            ; em_project_final_pd ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                    ; altera_avalon_st_pipeline_base                            ; em_project_final_pd ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                           ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                           ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                     ; altera_jtag_src_crosser                                   ; em_project_final_pd ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                          ; altera_jtag_control_signal_crosser                        ; em_project_final_pd ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                     ; altera_std_synchronizer                                   ; em_project_final_pd ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 266 (260)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                       ; altera_jtag_streaming                                     ; em_project_final_pd ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                          ; altera_avalon_st_idle_inserter                            ; em_project_final_pd ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                            ; altera_avalon_st_idle_remover                             ; em_project_final_pd ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                              ; altera_std_synchronizer                                   ; em_project_final_pd ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                     ; altera_std_synchronizer                                   ; em_project_final_pd ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                             ; altera_std_synchronizer                                   ; em_project_final_pd ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                  ; altera_std_synchronizer                                   ; em_project_final_pd ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                       ; altera_std_synchronizer                                   ; em_project_final_pd ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                    ; altera_jtag_sld_node                                      ; em_project_final_pd ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                  ; sld_virtual_jtag_basic                                    ; work                ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes                         ; em_project_final_pd ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                        ; altera_reset_controller                                   ; em_project_final_pd ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                             ; altera_reset_synchronizer                                 ; em_project_final_pd ;
;       |em_project_final_pd_mm_interconnect_0:mm_interconnect_0|                                                                         ; 239 (0)             ; 345 (0)                   ; 128               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                             ; em_project_final_pd_mm_interconnect_0                     ; em_project_final_pd ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;          |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|                                                      ; 21 (21)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo                                                                                                                                                                                     ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;          |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|                                                        ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                       ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                           ; altsyncram                                                ; work                ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                            ; altsyncram_40n1                                           ; work                ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 27 (27)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                     ; em_project_final_pd ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser                  ; em_project_final_pd ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 40 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                               ; altera_avalon_st_clock_crosser                            ; em_project_final_pd ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                          ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                          ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                  ; em_project_final_pd ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 90 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                   ; altera_avalon_st_clock_crosser                            ; em_project_final_pd ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                              ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                              ; altera_std_synchronizer_nocut                             ; em_project_final_pd ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                            ; altera_merlin_master_agent                                ; em_project_final_pd ;
;          |altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                                                                            ; altera_merlin_slave_agent                                 ; em_project_final_pd ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 12 (9)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                                 ; em_project_final_pd ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; altera_merlin_burst_uncompressor                          ; em_project_final_pd ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                            ; em_project_final_pd ;
;          |altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|                                                   ; 1 (1)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                                                                  ; altera_merlin_slave_translator                            ; em_project_final_pd ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                             ; em_project_final_pd ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 47 (47)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                               ; em_project_final_pd ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                               ; em_project_final_pd ;
;          |em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                   ; em_project_final_pd_mm_interconnect_0_cmd_demux           ; em_project_final_pd ;
;          |em_project_final_pd_mm_interconnect_0_router:router|                                                                          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router                                                                                                                                                                                                         ; em_project_final_pd_mm_interconnect_0_router              ; em_project_final_pd ;
;          |em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                       ; em_project_final_pd_mm_interconnect_0_rsp_mux             ; em_project_final_pd ;
;       |em_project_final_pd_pio_0:pio_0|                                                                                                 ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pio_0:pio_0                                                                                                                                                                                                                                                                                     ; em_project_final_pd_pio_0                                 ; em_project_final_pd ;
;       |em_project_final_pd_pll_0:pll_0|                                                                                                 ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0                                                                                                                                                                                                                                                                                     ; em_project_final_pd_pll_0                                 ; em_project_final_pd ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                             ; altera_pll                                                ; work                ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                            ; altera_cyclonev_pll                                       ; work                ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                            ; altera_cyclonev_pll_base                                  ; work                ;
;             |dps_extra_kick:dps_extra_inst|                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                               ; dps_extra_kick                                            ; work                ;
;       |em_project_final_pd_sdram_controller_0:sdram_controller_0|                                                                       ; 229 (176)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                           ; em_project_final_pd_sdram_controller_0                    ; em_project_final_pd ;
;          |em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module|      ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module                                                                                                                                   ; em_project_final_pd_sdram_controller_0_input_efifo_module ; em_project_final_pd ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                   ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                               ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                               ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                   ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                         ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                              ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                            ; altera_sld          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File          ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; N/A    ; Qsys                                     ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD                                                                                                                                                                                                                                              ; em_project_final_pd.qsys ;
; Altera ; altera_jtag_avalon_master                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0                                                                                                                                                                                                        ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets        ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                  ; em_project_final_pd.qsys ;
; Altera ; channel_adapter                          ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter                                                                                                                                                   ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                             ; em_project_final_pd.qsys ;
; Altera ; altera_jtag_dc_streaming                 ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                       ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes        ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                  ; em_project_final_pd.qsys ;
; Altera ; channel_adapter                          ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_p2b_adapter:p2b_adapter                                                                                                                                                   ; em_project_final_pd.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                 ; em_project_final_pd.qsys ;
; Altera ; timing_adapter                           ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_timing_adt:timing_adt                                                                                                                                                     ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_packets_to_master          ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                              ; em_project_final_pd.qsys ;
; Altera ; altera_mm_interconnect                   ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                      ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                            ; em_project_final_pd.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                    ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                        ; em_project_final_pd.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                                    ; em_project_final_pd.qsys ;
; Altera ; error_adapter                            ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0        ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                            ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                            ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                            ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                     ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                 ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_master_agent               ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                     ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_master_translator          ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                           ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                             ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                        ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                   ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                     ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo                                                                                                              ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                           ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router                                                                                                                                  ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001                                                                                                                          ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_002                                                                                                                          ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_router                     ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003                                                                                                                          ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                            ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                    ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                    ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_multiplexer                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_agent                ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                         ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                           ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                      ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                  ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_width_adapter              ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                  ; em_project_final_pd.qsys ;
; Altera ; altera_merlin_slave_translator           ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                      ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_pio                        ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pio_0:pio_0                                                                                                                                                                                                              ; em_project_final_pd.qsys ;
; Altera ; altera_pll                               ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0                                                                                                                                                                                                              ; em_project_final_pd.qsys ;
; Altera ; altera_pll_reconfig                      ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                       ; em_project_final_pd.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; em_project_final_pd.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_001                                                                                                                                                                                                   ; em_project_final_pd.qsys ;
; Altera ; altera_reset_controller                  ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|altera_reset_controller:rst_controller_002                                                                                                                                                                                                   ; em_project_final_pd.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 20.1    ; N/A          ; N/A          ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0                                                                                                                                                                                    ; em_project_final_pd.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                              ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                             ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                             ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                             ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                             ;
+------------------+------------------+------------------+------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_state                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                            ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                     ;
+------------+------------+------------+------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                      ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                      ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                      ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                      ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                      ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                          ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                     ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                     ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                     ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                     ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                  ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                               ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                        ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                        ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                        ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                       ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                   ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                             ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                      ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                      ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                      ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                      ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                      ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                      ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                      ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                           ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                                                                                                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                                                                                                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                                                                                                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]                                                                                                 ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                           ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 71                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,87,88]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,87,88]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10..31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_addr[5]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                              ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                              ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                                              ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                              ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                         ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                               ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                     ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                               ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][105]                                                                                       ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                      ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                      ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_addr[0..4,6..11]                                                                                                                                  ; Merged with em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                      ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                      ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][105]                                                                                       ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][18]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][21]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][22]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][28]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][30]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][31]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[17..31]                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16]                                                  ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][18]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][19]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][20]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][21]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][22]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][24]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][25]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][26]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][27]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][28]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][29]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][30]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][31]                                                                    ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                              ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[17..31]                                                           ; Merged with em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                                         ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][83]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                         ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]    ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                         ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                      ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                           ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                                  ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                                  ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                                  ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                                  ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                     ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                     ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                     ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                     ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                                        ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                                           ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                       ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30,31]                                                                                          ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                 ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]            ; Lost fanout                                                                                                                                                                                                                                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 662                                                                                                                                                                                              ;                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                              ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],             ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]              ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                    ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                               ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                                           ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16],                                                     ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16],                                                                 ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16],                                                                 ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                  ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                   ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                             ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                               ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                             ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                              ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                               ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                      ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                      ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][76],                                                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                      ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy           ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0], ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]           ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],            ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]             ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                            ; Lost Fanouts                   ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                                         ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                 ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                      ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                      ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                                          ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88],                                                                                           ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                  ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88],                                                                   ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                            ; Lost Fanouts                   ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                                       ;
;                                                                                                                                                                                                                                  ;                                ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                          ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                      ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                       ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                      ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                       ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                      ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                       ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                                          ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                                            ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                  ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                               ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                          ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                            ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                         ; Stuck at GND                   ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                           ;
;                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                    ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                            ; Lost Fanouts                   ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                        ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                            ; Lost Fanouts                   ; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                     ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1824  ;
; Number of registers using Synchronous Clear  ; 663   ;
; Number of registers using Synchronous Load   ; 121   ;
; Number of registers using Asynchronous Clear ; 805   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1292  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                       ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 101     ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                ; 8       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                     ; 12      ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 249     ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                       ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                          ; 240     ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                            ; 2       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                                                        ; 8       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                            ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                            ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                            ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                             ; 2       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; 1       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis                                                                                                                                 ; 1       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 136     ;
; em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load                                                                                                                           ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                   ; 2       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                               ; 2       ;
; em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override                                                                                                                                            ; 1       ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                        ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                           ; Megafunction                                                                                                                                          ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                      ; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                     ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[0]                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2]                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1]                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1]                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]                                                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11]                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2]                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                                                           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                               ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|active_data[3]                                                                                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                                                                                                                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[17]                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[0]                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[12]                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[7]                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[4]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                                                                                                                                                       ;
; 64:1               ; 11 bits   ; 462 LEs       ; 22 LEs               ; 440 LEs                ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector67                                                                                                                                                                                             ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector69                                                                                                                                                                                             ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                          ;
; 68:1               ; 4 bits    ; 180 LEs       ; 64 LEs               ; 116 LEs                ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[1]                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|Selector35                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|Selector24                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|Selector27                                                                                                                                                                                                                                                              ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                                                                                                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                       ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |em_project_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                           ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                          ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i ;
+------------------------------+-------+------+---------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                      ;
+------------------------------+-------+------+---------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                     ;
+------------------------------+-------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                           ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                            ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                           ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                            ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                           ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                            ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                           ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                            ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                           ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                            ;
+--------------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                         ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                             ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                             ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                             ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                             ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                      ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                              ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                             ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                              ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                      ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                         ;
+-----------------------------+-------+------+------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                            ;
+-----------------------------+-------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                   ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                   ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                              ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                              ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                              ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                         ;
; ENCODING       ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                      ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                      ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                      ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                      ;
; pll_type                             ; Cyclone V              ; String                                                      ;
; pll_subtype                          ; Reconfigurable         ; String                                                      ;
; number_of_clocks                     ; 3                      ; Signed Integer                                              ;
; operation_mode                       ; direct                 ; String                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                              ;
; data_rate                            ; 0                      ; Signed Integer                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                              ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                                      ;
; phase_shift0                         ; -2972 ps               ; String                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency2              ; 143.000000 MHz         ; String                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                              ;
; clock_name_0                         ;                        ; String                                                      ;
; clock_name_1                         ;                        ; String                                                      ;
; clock_name_2                         ;                        ; String                                                      ;
; clock_name_3                         ;                        ; String                                                      ;
; clock_name_4                         ;                        ; String                                                      ;
; clock_name_5                         ;                        ; String                                                      ;
; clock_name_6                         ;                        ; String                                                      ;
; clock_name_7                         ;                        ; String                                                      ;
; clock_name_8                         ;                        ; String                                                      ;
; clock_name_global_0                  ; false                  ; String                                                      ;
; clock_name_global_1                  ; false                  ; String                                                      ;
; clock_name_global_2                  ; false                  ; String                                                      ;
; clock_name_global_3                  ; false                  ; String                                                      ;
; clock_name_global_4                  ; false                  ; String                                                      ;
; clock_name_global_5                  ; false                  ; String                                                      ;
; clock_name_global_6                  ; false                  ; String                                                      ;
; clock_name_global_7                  ; false                  ; String                                                      ;
; clock_name_global_8                  ; false                  ; String                                                      ;
; m_cnt_hi_div                         ; 72                     ; Signed Integer                                              ;
; m_cnt_lo_div                         ; 71                     ; Signed Integer                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                      ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                                      ;
; n_cnt_hi_div                         ; 5                      ; Signed Integer                                              ;
; n_cnt_lo_div                         ; 5                      ; Signed Integer                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; c_cnt_hi_div0                        ; 3                      ; Signed Integer                                              ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                                      ;
; c_cnt_prst0                          ; 3                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst0                   ; 7                      ; Signed Integer                                              ;
; c_cnt_hi_div1                        ; 3                      ; Signed Integer                                              ;
; c_cnt_lo_div1                        ; 2                      ; Signed Integer                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en1               ; true                   ; String                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div2                        ; 3                      ; Signed Integer                                              ;
; c_cnt_lo_div2                        ; 2                      ; Signed Integer                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en2               ; true                   ; String                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en3                     ; true                   ; String                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en4                     ; true                   ; String                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en5                     ; true                   ; String                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en6                     ; true                   ; String                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en7                     ; true                   ; String                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en8                     ; true                   ; String                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en9                     ; true                   ; String                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en10                    ; true                   ; String                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en11                    ; true                   ; String                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en12                    ; true                   ; String                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en13                    ; true                   ; String                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en14                    ; true                   ; String                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en15                    ; true                   ; String                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en16                    ; true                   ; String                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en17                    ; true                   ; String                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                              ;
; pll_slf_rst                          ; false                  ; String                                                      ;
; pll_bw_sel                           ; low                    ; String                                                      ;
; pll_output_clk_frequency             ; 715.0 MHz              ; String                                                      ;
; pll_cp_current                       ; 20                     ; Signed Integer                                              ;
; pll_bwctrl                           ; 12000                  ; Signed Integer                                              ;
; pll_fractional_division              ; 1                      ; String                                                      ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                      ;
; mimic_fbclk_type                     ; none                   ; String                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                      ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0 ;
+---------------------+-----------+--------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                     ;
+---------------------+-----------+--------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                           ;
; device_family       ; Cyclone V ; String                                                                   ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                           ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                           ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                           ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                           ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                           ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                           ;
; MIF_FILE_NAME       ;           ; String                                                                   ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                           ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                           ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                           ;
+---------------------+-----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                         ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                               ;
; device_family       ; Cyclone V ; String                                                                                                                                                       ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                               ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                               ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                               ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                               ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                               ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                             ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                             ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                             ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                             ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                             ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                         ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                       ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                       ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                         ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                ;
; dont_touch     ; on                                                               ; String                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_002|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                               ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 3     ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 3     ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                               ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                               ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                               ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                               ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                ;
; Entity Instance                           ; em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                         ;
; Entity Instance                           ; em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                             ;
+----------------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datac ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; datad ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; datae ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; dataf ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                              ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
; datab ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; datac ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; datad ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; datae ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
; dataf ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                         ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" ;
+---------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_ser_shift_load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                  ;
+---------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; mif_start_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; mif_base_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0" ;
+-----------------+-------+----------+------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                              ;
+-----------------+-------+----------+------------------------------------------------------+
; mgmt_byteenable ; Input ; Info     ; Stuck at GND                                         ;
+-----------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i"                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk         ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                               ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.            ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "em_project_final_pd:PD"                                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_0_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pll_0_outclk_clk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 1747                  ;
;     CLR                     ; 356                   ;
;     CLR SCLR                ; 1                     ;
;     CLR SLD                 ; 1                     ;
;     ENA                     ; 258                   ;
;     ENA CLR                 ; 297                   ;
;     ENA CLR SCLR            ; 34                    ;
;     ENA CLR SLD             ; 92                    ;
;     ENA SCLR                ; 535                   ;
;     ENA SLD                 ; 26                    ;
;     SCLR                    ; 86                    ;
;     SLD                     ; 2                     ;
;     plain                   ; 59                    ;
; arriav_io_obuf              ; 16                    ;
; arriav_lcell_comb           ; 2381                  ;
;     arith                   ; 189                   ;
;         0 data inputs       ; 1                     ;
;         1 data inputs       ; 183                   ;
;         2 data inputs       ; 3                     ;
;         4 data inputs       ; 1                     ;
;         5 data inputs       ; 1                     ;
;     extend                  ; 28                    ;
;         7 data inputs       ; 28                    ;
;     normal                  ; 2164                  ;
;         0 data inputs       ; 4                     ;
;         1 data inputs       ; 16                    ;
;         2 data inputs       ; 201                   ;
;         3 data inputs       ; 418                   ;
;         4 data inputs       ; 433                   ;
;         5 data inputs       ; 580                   ;
;         6 data inputs       ; 512                   ;
; boundary_port               ; 122                   ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 2                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; stratixv_ram_block          ; 24                    ;
;                             ;                       ;
; Max LUT depth               ; 12.00                 ;
; Average LUT depth           ; 4.62                  ;
+-----------------------------+-----------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 77                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 20                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.49                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:31     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sat Apr 24 12:19:10 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/em_project_final_pd.v
    Info (12023): Found entity 1: em_project_final_pd File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_001 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_router_003_default_decode File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: em_project_final_pd_mm_interconnect_0_router_003 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_router_001_default_decode File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: em_project_final_pd_mm_interconnect_0_router_001 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: em_project_final_pd_mm_interconnect_0_router_default_decode File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: em_project_final_pd_mm_interconnect_0_router File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v
    Info (12023): Found entity 1: em_project_final_pd_sdram_controller_0_input_efifo_module File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: em_project_final_pd_sdram_controller_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v
    Info (12023): Found entity 1: em_project_final_pd_pll_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v
    Info (12023): Found entity 1: em_project_final_pd_pio_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v
    Info (12023): Found entity 1: em_project_final_pd_master_0 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: em_project_final_pd_master_0_p2b_adapter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: em_project_final_pd_master_0_b2p_adapter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv
    Info (12023): Found entity 1: em_project_final_pd_master_0_timing_adt File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv
    Info (12023): Found entity 1: em_project_final File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 6
Warning (10037): Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "em_project_final" for the top level hierarchy
Warning (10034): Output port "VGA_B" at em_project_final.sv(35) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
Warning (10034): Output port "VGA_G" at em_project_final.sv(37) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
Warning (10034): Output port "VGA_R" at em_project_final.sv(39) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
Warning (10034): Output port "VGA_BLANK_N" at em_project_final.sv(34) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 34
Warning (10034): Output port "VGA_CLK" at em_project_final.sv(36) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 36
Warning (10034): Output port "VGA_HS" at em_project_final.sv(38) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 38
Warning (10034): Output port "VGA_SYNC_N" at em_project_final.sv(40) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 40
Warning (10034): Output port "VGA_VS" at em_project_final.sv(42) has no driver File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 42
Info (12128): Elaborating entity "em_project_final_pd" for hierarchy "em_project_final_pd:PD" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 84
Info (12128): Elaborating entity "em_project_final_pd_master_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 76
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "em_project_final_pd_master_0_timing_adt" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_timing_adt:timing_adt" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at em_project_final_pd_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "em_project_final_pd_master_0_b2p_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at em_project_final_pd_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at em_project_final_pd_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "em_project_final_pd_master_0_p2b_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_p2b_adapter:p2b_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "em_project_final_pd_pio_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pio_0:pio_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 87
Info (12128): Elaborating entity "em_project_final_pd_pll_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 98
Info (12128): Elaborating entity "altera_pll" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v Line: 245
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v Line: 245
Info (12133): Instantiated megafunction "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_0.v Line: 245
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "-2972 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "72"
    Info (12134): Parameter "m_cnt_lo_div" = "71"
    Info (12134): Parameter "n_cnt_hi_div" = "5"
    Info (12134): Parameter "n_cnt_lo_div" = "5"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "3"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "3"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "7"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "3"
    Info (12134): Parameter "c_cnt_lo_div1" = "2"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "true"
    Info (12134): Parameter "c_cnt_hi_div2" = "3"
    Info (12134): Parameter "c_cnt_lo_div2" = "2"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "true"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "12000"
    Info (12134): Parameter "pll_output_clk_frequency" = "715.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 122
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "em_project_final_pd_sdram_controller_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 145
Info (12128): Elaborating entity "em_project_final_pd_sdram_controller_0_input_efifo_module" for hierarchy "em_project_final_pd:PD|em_project_final_pd_sdram_controller_0:sdram_controller_0|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 182
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 352
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 416
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 480
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 544
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 625
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 709
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 750
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 791
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1000
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1041
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1082
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router_default_decode" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router:router|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router_001" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1114
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router_001_default_decode" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_001:router_001|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router_003" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1146
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_router_003_default_decode" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_router_003:router_003|em_project_final_pd_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1196
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1246
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_cmd_demux" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1275
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_cmd_mux" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1292
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_rsp_demux" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1343
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_rsp_demux_001" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1360
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_rsp_mux" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1406
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1472
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1572
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_avalon_st_adapter" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1635
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v Line: 1693
Info (12128): Elaborating entity "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "em_project_final_pd:PD|altera_reset_controller:rst_controller_002" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v Line: 371
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.24.12:19:57 Progress: Loading sldebe8bc21/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "em_project_final_pd:PD|em_project_final_pd_pll_0:pll_0|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_40n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "em_project_final_pd:PD|em_project_final_pd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 24
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 34
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 35
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 36
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 37
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 38
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 39
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 40
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 388 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v Line: 194
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 12
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv Line: 15
Info (21057): Implemented 3766 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 63 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3639 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Sat Apr 24 12:20:54 2021
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:02:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg.


