-- all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v' (VERI-1482)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1): INFO: compiling module 'TinyFPGA_A2' (VERI-1018)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(154): INFO: elaborating module 'TinyFPGA_A2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(45): INFO: elaborating module 'clocks_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(112): INFO: elaborating module 'POPtimers_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(28): INFO: elaborating module 'slow_clock_pulse_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(62): INFO: elaborating module 'five_state_machine_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v(94): INFO: elaborating module 'DIV4PLL_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(25): INFO: elaborating module 'count_n_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_3' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_4' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_5' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_6' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_7' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_8' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_9' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_10' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_11' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(37): INFO: elaborating module 'countupdownpreload_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(37): INFO: elaborating module 'countupdownpreload_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(57): INFO: elaborating module 'single_period_pulse_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(57): INFO: elaborating module 'single_period_pulse_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_3' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(72): INFO: elaborating module 'd_flip_flop_uniq_4' (VERI-9000)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_rvl.v' (VERI-1491)
