Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed Aug 14 20:19:58 2024
| Host             : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command          : report_power -file A7BoardTop_power_routed.rpt -pb A7BoardTop_power_summary_routed.pb -rpx A7BoardTop_power_routed.rpx
| Design           : A7BoardTop
| Device           : xc7a200tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.426        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.287        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        9 |       --- |             --- |
| Slice Logic              |     0.002 |     4694 |       --- |             --- |
|   LUT as Logic           |     0.002 |     2319 |    133800 |            1.73 |
|   CARRY4                 |    <0.001 |      207 |     33450 |            0.62 |
|   Register               |    <0.001 |     1543 |    269200 |            0.57 |
|   F7/F8 Muxes            |    <0.001 |       40 |    133800 |            0.03 |
|   LUT as Distributed RAM |    <0.001 |       44 |     46200 |            0.10 |
|   Others                 |     0.000 |       73 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |     0.000 |        1 |     46200 |           <0.01 |
| Signals                  |     0.003 |     3860 |       --- |             --- |
| Block RAM                |     0.006 |        9 |       365 |            2.47 |
| MMCM                     |     0.106 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        4 |       740 |            0.54 |
| I/O                      |     0.159 |       73 |       400 |           18.25 |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     0.426 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.054 |       0.022 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.090 |       0.060 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.052 |       0.047 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk100_clk_wiz_0   | clk_wiz_0Inst/inst/clk100_clk_wiz_0   |            10.0 |
| clk100ps_clk_wiz_0 | clk_wiz_0Inst/inst/clk100ps_clk_wiz_0 |            10.0 |
| clk125_clk_wiz_0   | clk_wiz_0Inst/inst/clk125_clk_wiz_0   |             8.0 |
| clk25_clk_wiz_0    | clk_wiz_0Inst/inst/clk25_clk_wiz_0    |            40.0 |
| clk50_clk_wiz_0    | clk_wiz_0Inst/inst/clk50_clk_wiz_0    |            20.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0Inst/inst/clkfbout_clk_wiz_0 |            20.0 |
| sysClk50           | sysClk50                              |            20.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| A7BoardTop         |     0.287 |
|   clk_wiz_0Inst    |     0.108 |
|     inst           |     0.108 |
|   dvidInst         |     0.002 |
|   tangerineSOCInst |     0.017 |
|     UARTInst       |     0.002 |
|     picorv32Inst   |     0.004 |
|     pixelGenInst   |     0.001 |
|     sdramDMAInst   |     0.002 |
|     systemRamInst  |     0.006 |
|       U0           |     0.006 |
+--------------------+-----------+


