{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614651693033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614651693042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 18:21:32 2021 " "Processing started: Mon Mar 01 18:21:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614651693042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614651693042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614651693042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1614651709858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32_wi4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32_wi4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_slave_a32_wi4-a " "Found design unit 1: gh_vme_slave_a32_wi4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi4.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742859 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_slave_a32_wi4 " "Found entity 1: gh_vme_slave_a32_wi4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32_wi1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32_wi1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_slave_a32_wi1-a " "Found design unit 1: gh_vme_slave_a32_wi1-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi1.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742885 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_slave_a32_wi1 " "Found entity 1: gh_vme_slave_a32_wi1" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32_wi1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_slave_a32-a " "Found design unit 1: gh_vme_slave_a32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742889 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_slave_a32 " "Found entity 1: gh_vme_slave_a32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a32.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a24_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a24_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_slave_a24_d16-a " "Found design unit 1: gh_vme_slave_a24_d16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a24_d16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a24_d16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742896 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_slave_a24_d16 " "Found entity 1: gh_vme_slave_a24_d16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a24_d16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a24_d16.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a16_d16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_slave_a16_d16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_slave_a16_d16-a " "Found design unit 1: gh_vme_slave_a16_d16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a16_d16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a16_d16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742900 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_slave_a16_d16 " "Found entity 1: gh_vme_slave_a16_d16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a16_d16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_slave_a16_d16.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_20w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_20w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_20w-a " "Found design unit 1: gh_vme_read_20w-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20w.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742905 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_20w " "Found entity 1: gh_vme_read_20w" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20w.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_20lw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_20lw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_20lw-a " "Found design unit 1: gh_vme_read_20lw-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20lw.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742912 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_20lw " "Found entity 1: gh_vme_read_20lw" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_20lw.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_10w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_10w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_10w-a " "Found design unit 1: gh_vme_read_10w-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10w.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742916 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_10w " "Found entity 1: gh_vme_read_10w" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10w.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_10lw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_10lw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_10lw-a " "Found design unit 1: gh_vme_read_10lw-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10lw.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742930 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_10lw " "Found entity 1: gh_vme_read_10lw" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_10lw.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_5w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_5w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_5w-a " "Found design unit 1: gh_vme_read_5w-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5w.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742934 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_5w " "Found entity 1: gh_vme_read_5w" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5w.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_5lw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_read_5lw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_read_5lw-a " "Found design unit 1: gh_vme_read_5lw-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5lw.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742938 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_read_5lw " "Found entity 1: gh_vme_read_5lw" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5lw.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_read_5lw.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_20a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_20a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_cs20w_20a-a " "Found design unit 1: gh_vme_cs20w_20a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_20a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_20a.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742953 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_cs20w_20a " "Found entity 1: gh_vme_cs20w_20a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_20a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_20a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_16a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_16a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_cs20w_16a-a " "Found design unit 1: gh_vme_cs20w_16a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_16a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_16a.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742967 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_cs20w_16a " "Found entity 1: gh_vme_cs20w_16a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_16a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_16a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_12a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20w_12a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_cs20w_12a-a " "Found design unit 1: gh_vme_cs20w_12a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_12a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_12a.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742991 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_cs20w_12a " "Found entity 1: gh_vme_cs20w_12a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_12a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20w_12a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20lw_28a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20lw_28a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_cs20lw_28a-a " "Found design unit 1: gh_vme_cs20lw_28a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_28a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_28a.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742997 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_cs20lw_28a " "Found entity 1: gh_vme_cs20lw_28a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_28a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_28a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651742997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651742997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20lw_24a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/vmebus/gh_vme_cs20lw_24a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_vme_cs20lw_24a-a " "Found design unit 1: gh_vme_cs20lw_24a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_24a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_24a.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743002 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_vme_cs20lw_24a " "Found entity 1: gh_vme_cs20lw_24a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_24a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/VMEbus/gh_vme_cs20lw_24a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_xor_bus-a " "Found design unit 1: gh_xor_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743006 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_xor_bus " "Found entity 1: gh_xor_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_xor_bus.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_sr-a " "Found design unit 1: gh_shift_reg_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743033 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_sr " "Found entity 1: gh_shift_reg_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_sr.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_se_sl-a " "Found design unit 1: gh_shift_reg_se_sl-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743035 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_se_sl " "Found entity 1: gh_shift_reg_se_sl" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_se_sl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_slr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_slr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_PL_SLR-a " "Found design unit 1: gh_shift_reg_PL_SLR-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_SLR.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_SLR.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743048 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_PL_SLR " "Found entity 1: gh_shift_reg_PL_SLR" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_SLR.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_SLR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_PL_sl-a " "Found design unit 1: gh_shift_reg_PL_sl-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743052 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_PL_sl " "Found entity 1: gh_shift_reg_PL_sl" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL_sl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_PL-a " "Found design unit 1: gh_shift_reg_PL-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743074 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_PL " "Found entity 1: gh_shift_reg_PL" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg_PL.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg-a " "Found design unit 1: gh_shift_reg-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743079 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg " "Found entity 1: gh_shift_reg" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_shift_reg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_register_ce-a " "Found design unit 1: gh_register_ce-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743081 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_register_ce " "Found entity 1: gh_register_ce" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register_ce.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_register-a " "Found design unit 1: gh_register-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743085 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_register " "Found entity 1: gh_register" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_register.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_16to1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_16to1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_16to1_bus-a " "Found design unit 1: gh_MUX_16to1_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_16to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_16to1_bus.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743088 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_16to1_bus " "Found entity 1: gh_MUX_16to1_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_16to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_16to1_bus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_8to1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_8to1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_8to1_bus-a " "Found design unit 1: gh_MUX_8to1_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_8to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_8to1_bus.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743105 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_8to1_bus " "Found entity 1: gh_MUX_8to1_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_8to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_8to1_bus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_4to1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_4to1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_4to1_bus-a " "Found design unit 1: gh_MUX_4to1_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1_bus.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743110 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_4to1_bus " "Found entity 1: gh_MUX_4to1_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1_bus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_4to1-a " "Found design unit 1: gh_MUX_4to1-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743116 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_4to1 " "Found entity 1: gh_MUX_4to1" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_4to1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_2to1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_2to1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_2to1_bus-a " "Found design unit 1: gh_MUX_2to1_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1_bus.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743124 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_2to1_bus " "Found entity 1: gh_MUX_2to1_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1_bus.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MUX_2to1-a " "Found design unit 1: gh_MUX_2to1-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743130 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MUX_2to1 " "Found entity 1: gh_MUX_2to1" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_MUX_2to1.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_latch-a " "Found design unit 1: gh_latch-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743134 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_latch " "Found entity 1: gh_latch" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_latch.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_jkff-a " "Found design unit 1: gh_jkff-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743136 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_jkff " "Found entity 1: gh_jkff" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_jkff.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_DFF-a " "Found design unit 1: gh_DFF-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DFF.VHD" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DFF.VHD" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743140 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_DFF " "Found entity 1: gh_DFF" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DFF.VHD" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DFF.VHD" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_decode_4to16-a " "Found design unit 1: gh_decode_4to16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_4to16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_4to16.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743144 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_decode_4to16 " "Found entity 1: gh_decode_4to16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_4to16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_4to16.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_decode_3to8-a " "Found design unit 1: gh_decode_3to8-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743298 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_decode_3to8 " "Found entity 1: gh_decode_3to8" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_3to8.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_decode_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_decode_2to4-a " "Found design unit 1: gh_decode_2to4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_2to4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_2to4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743315 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_decode_2to4 " "Found entity 1: gh_decode_2to4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_2to4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_DECODE_2to4.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_bmm_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_bmm_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_compare_BMM_s-a " "Found design unit 1: gh_compare_BMM_s-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM_s.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM_s.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743323 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_compare_BMM_s " "Found entity 1: gh_compare_BMM_s" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM_s.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM_s.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_bmm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_bmm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_compare_BMM-a " "Found design unit 1: gh_compare_BMM-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743329 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_compare_BMM " "Found entity 1: gh_compare_BMM" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_BMM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_abs_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_abs_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_compare_ABS_reg-a " "Found design unit 1: gh_compare_ABS_reg-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS_reg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS_reg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743333 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_compare_ABS_reg " "Found entity 1: gh_compare_ABS_reg" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS_reg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS_reg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_abs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_abs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_compare_ABS-a " "Found design unit 1: gh_compare_ABS-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743337 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_compare_ABS " "Found entity 1: gh_compare_ABS" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare_ABS.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_compare-a " "Found design unit 1: gh_compare-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743340 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_compare " "Found entity 1: gh_compare" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_compare.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_4096-a " "Found design unit 1: gh_4byte_reg_4096-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743350 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_4096 " "Found entity 1: gh_4byte_reg_4096" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_4096.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_3072-a " "Found design unit 1: gh_4byte_reg_3072-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743366 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_3072 " "Found entity 1: gh_4byte_reg_3072" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_3072.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_2048-a " "Found design unit 1: gh_4byte_reg_2048-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743379 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_2048 " "Found entity 1: gh_4byte_reg_2048" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_2048.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_1536-a " "Found design unit 1: gh_4byte_reg_1536-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743388 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_1536 " "Found entity 1: gh_4byte_reg_1536" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1536.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_1024-a " "Found design unit 1: gh_4byte_reg_1024-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743393 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_1024 " "Found entity 1: gh_4byte_reg_1024" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_1024.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_768-a " "Found design unit 1: gh_4byte_reg_768-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743395 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_768 " "Found entity 1: gh_4byte_reg_768" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_768.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_512-a " "Found design unit 1: gh_4byte_reg_512-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743408 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_512 " "Found entity 1: gh_4byte_reg_512" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_512.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_256-a " "Found design unit 1: gh_4byte_reg_256-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743412 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_256 " "Found entity 1: gh_4byte_reg_256" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_256.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_128-a " "Found design unit 1: gh_4byte_reg_128-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743416 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_128 " "Found entity 1: gh_4byte_reg_128" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_128.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_64-a " "Found design unit 1: gh_4byte_reg_64-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743424 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_64 " "Found entity 1: gh_4byte_reg_64" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_64.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_reg_32-a " "Found design unit 1: gh_4byte_reg_32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743429 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_reg_32 " "Found entity 1: gh_4byte_reg_32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/registers_gates/gh_4byte_reg_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sram_1wp_2rp_sc-a " "Found design unit 1: gh_sram_1wp_2rp_sc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743454 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sram_1wp_2rp_sc " "Found entity 1: gh_sram_1wp_2rp_sc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp_sc.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sram_1wp_2rp-a " "Found design unit 1: gh_sram_1wp_2rp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743462 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sram_1wp_2rp " "Found entity 1: gh_sram_1wp_2rp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram_1wp_2rp.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sram-a " "Found design unit 1: gh_sram-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743475 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sram " "Found entity 1: gh_sram" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_sram.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_sync_sr-a " "Found design unit 1: gh_fifo_sync_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743485 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_sync_sr " "Found entity 1: gh_fifo_sync_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_sr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_sync_rrd_sr-a " "Found design unit 1: gh_fifo_sync_rrd_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743490 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_sync_rrd_sr " "Found entity 1: gh_fifo_sync_rrd_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_sync_rrd_sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_uswf-a " "Found design unit 1: gh_fifo_async_uswf-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743507 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_uswf " "Found entity 1: gh_fifo_async_uswf" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_uswf.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_usrf-a " "Found design unit 1: gh_fifo_async_usrf-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743521 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_usrf " "Found entity 1: gh_fifo_async_usrf" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_usrf.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_sr_wf-a " "Found design unit 1: gh_fifo_async_sr_wf-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743526 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_sr_wf " "Found entity 1: gh_fifo_async_sr_wf" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr_wf.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_sr-a " "Found design unit 1: gh_fifo_async_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743534 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_sr " "Found entity 1: gh_fifo_async_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_sr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_rrd_sr_wf-a " "Found design unit 1: gh_fifo_async_rrd_sr_wf-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743539 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_rrd_sr_wf " "Found entity 1: gh_fifo_async_rrd_sr_wf" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr_wf.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async_rrd_sr-a " "Found design unit 1: gh_fifo_async_rrd_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743543 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async_rrd_sr " "Found entity 1: gh_fifo_async_rrd_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fifo_async_rrd_sr.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fasm_1wp_2rp_r-a " "Found design unit 1: gh_fasm_1wp_2rp_r-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743546 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fasm_1wp_2rp_r " "Found entity 1: gh_fasm_1wp_2rp_r" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp_r.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fasm_1wp_2rp-a " "Found design unit 1: gh_fasm_1wp_2rp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743557 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fasm_1wp_2rp " "Found entity 1: gh_fasm_1wp_2rp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm_1wp_2rp.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fasm-a " "Found design unit 1: gh_fasm-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743561 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fasm " "Found entity 1: gh_fasm" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_fasm.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_dpram_x32-a " "Found design unit 1: gh_4byte_dpram_x32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743576 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_dpram_x32 " "Found entity 1: gh_4byte_dpram_x32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x32.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_dpram_x16_le-a " "Found design unit 1: gh_4byte_dpram_x16_le-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743580 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_dpram_x16_le " "Found entity 1: gh_4byte_dpram_x16_le" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_le.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_dpram_x16_be-a " "Found design unit 1: gh_4byte_dpram_x16_be-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743595 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_dpram_x16_be " "Found entity 1: gh_4byte_dpram_x16_be" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x16_be.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_dpram_x8_le-a " "Found design unit 1: gh_4byte_dpram_x8_le-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743598 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_dpram_x8_le " "Found entity 1: gh_4byte_dpram_x8_le" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_le.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_dpram_x8_be-a " "Found design unit 1: gh_4byte_dpram_x8_be-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743602 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_dpram_x8_be " "Found entity 1: gh_4byte_dpram_x8_be" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/memory/gh_4byte_dpram_x8_be.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/rz_divarruns.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/rz_divarruns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rz_FullAdder-Structural " "Found design unit 1: rz_FullAdder-Structural" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743607 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rz_DivArrUns-Structural " "Found design unit 2: rz_DivArrUns-Structural" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743607 ""} { "Info" "ISGN_ENTITY_NAME" "1 rz_FullAdder " "Found entity 1: rz_FullAdder" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743607 ""} { "Info" "ISGN_ENTITY_NAME" "2 rz_DivArrUns " "Found entity 2: rz_DivArrUns" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/rz_DivArrUns.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_scaling_mult-a " "Found design unit 1: gh_scaling_mult-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743620 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_scaling_mult " "Found entity 1: gh_scaling_mult" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_scaling_mult.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_random_number-a " "Found design unit 1: gh_random_number-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743625 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_random_number " "Found entity 1: gh_random_number" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_random_number.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_ran_scale_par-a " "Found design unit 1: gh_ran_scale_par-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743639 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_ran_scale_par " "Found entity 1: gh_ran_scale_par" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale_par.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_ran_scale-gh_ran_scale " "Found design unit 1: gh_ran_scale-gh_ran_scale" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743651 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_ran_scale " "Found entity 1: gh_ran_scale" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ran_scale.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_usus_mg-a " "Found design unit 1: gh_mult_ip_usus_mg-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743655 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_usus_mg " "Found entity 1: gh_mult_ip_usus_mg" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_mg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_usus_ab-a " "Found design unit 1: gh_mult_ip_usus_ab-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743661 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_usus_ab " "Found entity 1: gh_mult_ip_usus_ab" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus_ab.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_usus-a " "Found design unit 1: gh_mult_ip_usus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743665 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_usus " "Found entity 1: gh_mult_ip_usus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_usus.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_sus_ab-a " "Found design unit 1: gh_mult_ip_sus_ab-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743669 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_sus_ab " "Found entity 1: gh_mult_ip_sus_ab" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus_ab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_sus-a " "Found design unit 1: gh_mult_ip_sus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743681 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_sus " "Found entity 1: gh_mult_ip_sus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_sus.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_ip_ss-a " "Found design unit 1: gh_mult_ip_ss-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743703 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_ip_ss " "Found entity 1: gh_mult_ip_ss" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_ip_ss.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_gus-a " "Found design unit 1: gh_mult_gus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743707 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_gus " "Found entity 1: gh_mult_gus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gus.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_mult_gs-a " "Found design unit 1: gh_mult_gs-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743711 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_mult_gs " "Found entity 1: gh_mult_gs" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_gs.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Mult_g18_sc-a " "Found design unit 1: gh_Mult_g18_sc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743714 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Mult_g18_sc " "Found entity 1: gh_Mult_g18_sc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18_sc.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Mult_g18-a " "Found design unit 1: gh_Mult_g18-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743729 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Mult_g18 " "Found entity 1: gh_Mult_g18" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Mult_g16-a " "Found design unit 1: gh_Mult_g16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743734 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Mult_g16 " "Found entity 1: gh_Mult_g16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_mult_g16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MAC_ld-a " "Found design unit 1: gh_MAC_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_ld.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743748 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MAC_ld " "Found entity 1: gh_MAC_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_ld.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_16bit_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_16bit_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MAC_16bit_ld-a " "Found design unit 1: gh_MAC_16bit_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit_ld.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743763 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MAC_16bit_ld " "Found entity 1: gh_MAC_16bit_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit_ld.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_mac_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_MAC_16bit-a " "Found design unit 1: gh_MAC_16bit-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743767 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_MAC_16bit " "Found entity 1: gh_MAC_16bit" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_MAC_16bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_prog_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_prog_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_PROG_32-a " "Found design unit 1: gh_lfsr_PROG_32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_32.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743781 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_PROG_32 " "Found entity 1: gh_lfsr_PROG_32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_prog_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_prog_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_PROG_16-a " "Found design unit 1: gh_lfsr_PROG_16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_16.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743786 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_PROG_16 " "Found entity 1: gh_lfsr_PROG_16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_PROG_16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_gfb4_ld-a " "Found design unit 1: gh_lfsr_gfb4_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743809 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_gfb4_ld " "Found entity 1: gh_lfsr_gfb4_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4_ld.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_gfb4-a " "Found design unit 1: gh_lfsr_gfb4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743814 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_gfb4 " "Found entity 1: gh_lfsr_gfb4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_gfb4.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_64-a " "Found design unit 1: gh_lfsr_64-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743827 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_64 " "Found entity 1: gh_lfsr_64" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_64.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_48-a " "Found design unit 1: gh_lfsr_48-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743831 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_48 " "Found entity 1: gh_lfsr_48" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_48.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_36-a " "Found design unit 1: gh_lfsr_36-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743836 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_36 " "Found entity 1: gh_lfsr_36" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_36.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_lfsr_24-a " "Found design unit 1: gh_lfsr_24-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743840 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_lfsr_24 " "Found entity 1: gh_lfsr_24" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_lfsr_24.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_ssb_mult_2cm_xrsp-a " "Found design unit 1: gh_complex_ssb_mult_2cm_xrsp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743853 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_ssb_mult_2cm_xrsp " "Found entity 1: gh_complex_ssb_mult_2cm_xrsp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm_xrsp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_ssb_mult_2cm-a " "Found design unit 1: gh_complex_ssb_mult_2cm-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743857 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_ssb_mult_2cm " "Found entity 1: gh_complex_ssb_mult_2cm" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult_2cm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_ssb_mult-a " "Found design unit 1: gh_complex_ssb_mult-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743861 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_ssb_mult " "Found entity 1: gh_complex_ssb_mult" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_ssb_mult.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_scaling_mult_2cm-a " "Found design unit 1: gh_complex_scaling_mult_2cm-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743885 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_scaling_mult_2cm " "Found entity 1: gh_complex_scaling_mult_2cm" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult_2cm.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_scaling_mult-a " "Found design unit 1: gh_complex_scaling_mult-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743901 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_scaling_mult " "Found entity 1: gh_complex_scaling_mult" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_scaling_mult.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult_3m-a " "Found design unit 1: gh_complex_mult_3m-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743916 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult_3m " "Found entity 1: gh_complex_mult_3m" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_3m.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult_2cm_xrsp-a " "Found design unit 1: gh_complex_mult_2cm_xrsp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743919 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult_2cm_xrsp " "Found entity 1: gh_complex_mult_2cm_xrsp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_xrsp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult_2cm_3m_xrsp-a " "Found design unit 1: gh_complex_mult_2cm_3m_xrsp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743923 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult_2cm_3m_xrsp " "Found entity 1: gh_complex_mult_2cm_3m_xrsp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m_xrsp.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult_2cm_3m-a " "Found design unit 1: gh_complex_mult_2cm_3m-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743928 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult_2cm_3m " "Found entity 1: gh_complex_mult_2cm_3m" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm_3m.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult_2cm-a " "Found design unit 1: gh_complex_mult_2cm-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743942 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult_2cm " "Found entity 1: gh_complex_mult_2cm" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult_2cm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_mult-a " "Found design unit 1: gh_complex_mult-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743946 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_mult " "Found entity 1: gh_complex_mult" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_mult.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_complex_add-a " "Found design unit 1: gh_complex_add-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743950 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_complex_add " "Found entity 1: gh_complex_add" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_complex_add.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_casr_37-a " "Found design unit 1: gh_casr_37-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743954 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_casr_37 " "Found entity 1: gh_casr_37" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_casr_37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_attenuation_10-a " "Found design unit 1: gh_attenuation_10-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743969 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_attenuation_10 " "Found entity 1: gh_attenuation_10" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_attenuation_10.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_atten_rom_10-a " "Found design unit 1: gh_atten_rom_10-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743975 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_atten_rom_10 " "Found entity 1: gh_atten_rom_10" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_atten_rom_10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_acc_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_acc_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_ACC_ld-a " "Found design unit 1: gh_ACC_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC_ld.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743979 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_ACC_ld " "Found entity 1: gh_ACC_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC_ld.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/math/gh_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Acc-a " "Found design unit 1: gh_Acc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743982 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_ACC " "Found entity 1: gh_ACC" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/math/gh_ACC.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sweep_generator_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sweep_generator_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sweep_generator_a-a " "Found design unit 1: gh_sweep_generator_a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator_a.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743997 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sweep_generator_a " "Found entity 1: gh_sweep_generator_a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator_a.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651743997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651743997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sweep_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sweep_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sweep_generator-a " "Found design unit 1: gh_sweep_generator-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744002 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sweep_generator " "Found entity 1: gh_sweep_generator" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sweep_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_16_4-a " "Found design unit 1: gh_sincos_rom_16_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744068 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_16_4 " "Found entity 1: gh_sincos_rom_16_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_16_2-a " "Found design unit 1: gh_sincos_rom_16_2-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744160 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_16_2 " "Found entity 1: gh_sincos_rom_16_2" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_16-a " "Found design unit 1: gh_sincos_rom_16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744265 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_16 " "Found entity 1: gh_sincos_rom_16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_14_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_14_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_14_4-a " "Found design unit 1: gh_sincos_rom_14_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_14_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_14_4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744275 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_14_4 " "Found entity 1: gh_sincos_rom_14_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_14_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_14_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_12_4-a " "Found design unit 1: gh_sincos_rom_12_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744291 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_12_4 " "Found entity 1: gh_sincos_rom_12_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_12_2-a " "Found design unit 1: gh_sincos_rom_12_2-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744310 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_12_2 " "Found entity 1: gh_sincos_rom_12_2" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_rom_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_rom_12-a " "Found design unit 1: gh_sincos_rom_12-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744343 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_rom_12 " "Found entity 1: gh_sincos_rom_12" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_rom_12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos_a-a " "Found design unit 1: gh_sincos_a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_a.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744352 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos_a " "Found entity 1: gh_sincos_a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos_a.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_sincos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_sincos-a " "Found design unit 1: gh_sincos-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744367 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_sincos " "Found entity 1: gh_sincos" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_sincos.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_r_2_polar_a-a " "Found design unit 1: gh_r_2_polar_a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_a.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744380 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_r_2_polar_a " "Found entity 1: gh_r_2_polar_a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_a.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_r_2_polar_28-a " "Found design unit 1: gh_r_2_polar_28-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_28.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744396 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_r_2_polar_28 " "Found entity 1: gh_r_2_polar_28" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar_28.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_r_2_polar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_r_2_polar-a " "Found design unit 1: gh_r_2_polar-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744419 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_r_2_polar " "Found entity 1: gh_r_2_polar" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_r_2_polar.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_16_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_16_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_rom_16_4-a " "Found design unit 1: gh_nsincos_rom_16_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16_4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744487 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_rom_16_4 " "Found entity 1: gh_nsincos_rom_16_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16_4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_rom_16-a " "Found design unit 1: gh_nsincos_rom_16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744612 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_rom_16 " "Found entity 1: gh_nsincos_rom_16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_14_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_14_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_rom_14_4-a " "Found design unit 1: gh_nsincos_rom_14_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_14_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_14_4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744642 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_rom_14_4 " "Found entity 1: gh_nsincos_rom_14_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_14_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_14_4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_12_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_12_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_rom_12_4-a " "Found design unit 1: gh_nsincos_rom_12_4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12_4.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744649 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_rom_12_4 " "Found entity 1: gh_nsincos_rom_12_4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12_4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12_4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_rom_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_rom_12-a " "Found design unit 1: gh_nsincos_rom_12-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744684 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_rom_12 " "Found entity 1: gh_nsincos_rom_12" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_rom_12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nsincos_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nsincos_28-a " "Found design unit 1: gh_nsincos_28-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_28.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744690 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nsincos_28 " "Found entity 1: gh_nsincos_28" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nsincos_28.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_phase_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_phase_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_phase_a-a " "Found design unit 1: gh_nco_phase_a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase_a.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744693 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_phase_a " "Found entity 1: gh_nco_phase_a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase_a.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_phase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_phase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_phase-a " "Found design unit 1: gh_nco_phase-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744699 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_phase " "Found entity 1: gh_nco_phase" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_phase.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_16p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_16p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_lut_16p-a " "Found design unit 1: gh_nco_lut_16p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_16p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_16p.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744710 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_lut_16p " "Found entity 1: gh_nco_lut_16p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_16p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_16p.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_14p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_14p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_lut_14p-a " "Found design unit 1: gh_nco_lut_14p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_14p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_14p.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744715 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_lut_14p " "Found entity 1: gh_nco_lut_14p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_14p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_14p.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_12p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_lut_12p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_lut_12p-a " "Found design unit 1: gh_nco_lut_12p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_12p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_12p.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744718 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_lut_12p " "Found entity 1: gh_nco_lut_12p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_12p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_lut_12p.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco_a-a " "Found design unit 1: gh_nco_a-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_a.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744722 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco_a " "Found entity 1: gh_nco_a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_a.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco_a.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_nco-a " "Found design unit 1: gh_nco-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744726 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_nco " "Found entity 1: gh_nco" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_nco.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_frequency_sweep_wpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_frequency_sweep_wpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_frequency_sweep_wpp-a " "Found design unit 1: gh_frequency_sweep_wpp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep_wpp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep_wpp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744741 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_frequency_sweep_wpp " "Found entity 1: gh_frequency_sweep_wpp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep_wpp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep_wpp.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_frequency_sweep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_frequency_sweep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_frequency_sweep-a " "Found design unit 1: gh_frequency_sweep-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744755 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_frequency_sweep " "Found entity 1: gh_frequency_sweep" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_frequency_sweep.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_accp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_accp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Accp-a " "Found design unit 1: gh_Freq_Accp-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACCp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACCp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744759 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Accp " "Found entity 1: gh_Freq_Accp" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACCp.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACCp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc16-a " "Found design unit 1: gh_Freq_Acc16-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744766 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc16 " "Found entity 1: gh_Freq_Acc16" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC16.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc8p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc8p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc8p-a " "Found design unit 1: gh_Freq_Acc8p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8p.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744772 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc8p " "Found entity 1: gh_Freq_Acc8p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8p.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc8-a " "Found design unit 1: gh_Freq_Acc8-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744777 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc8 " "Found entity 1: gh_Freq_Acc8" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC8.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc4p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc4p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc4p-a " "Found design unit 1: gh_Freq_Acc4p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4p.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744781 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc4p " "Found entity 1: gh_Freq_Acc4p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4p.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc4-a " "Found design unit 1: gh_Freq_Acc4-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744789 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc4 " "Found entity 1: gh_Freq_Acc4" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc2p-a " "Found design unit 1: gh_Freq_Acc2p-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2p.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744793 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc2p " "Found entity 1: gh_Freq_Acc2p" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2p.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2p.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc2-a " "Found design unit 1: gh_Freq_Acc2-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744797 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc2 " "Found entity 1: gh_Freq_Acc2" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_freq_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Freq_Acc-a " "Found design unit 1: gh_Freq_Acc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744802 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Freq_Acc " "Found entity 1: gh_Freq_Acc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_Freq_ACC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_vectoring_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_vectoring_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_cordic_vectoring_28-a " "Found design unit 1: gh_cordic_vectoring_28-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring_28.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744808 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_cordic_vectoring_28 " "Found entity 1: gh_cordic_vectoring_28" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring_28.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_vectoring.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_vectoring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_cordic_vectoring-a " "Found design unit 1: gh_cordic_vectoring-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744813 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_cordic_vectoring " "Found entity 1: gh_cordic_vectoring" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_vectoring.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_rotation_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_rotation_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_cordic_rotation_28-a " "Found design unit 1: gh_cordic_rotation_28-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation_28.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744818 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_cordic_rotation_28 " "Found entity 1: gh_cordic_rotation_28" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation_28.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation_28.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_rotation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic_rotation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_cordic_rotation-a " "Found design unit 1: gh_cordic_rotation-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744823 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_cordic_rotation " "Found entity 1: gh_cordic_rotation" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC_rotation.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/frequency_synthesis/gh_cordic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_cordic-a " "Found design unit 1: gh_cordic-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC.VHD" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC.VHD" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744827 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_cordic " "Found entity 1: gh_cordic" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC.VHD" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/Frequency_Synthesis/gh_CORDIC.VHD" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_filter_w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_filter_w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_TVFD_filter_w-a " "Found design unit 1: gh_TVFD_filter_w-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter_w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter_w.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744855 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_TVFD_filter_w " "Found entity 1: gh_TVFD_filter_w" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter_w.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter_w.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_TVFD_filter-a " "Found design unit 1: gh_TVFD_filter-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744864 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_TVFD_filter " "Found entity 1: gh_TVFD_filter" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_TVFD_filter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_tvfd_coef_prom-a " "Found design unit 1: gh_tvfd_coef_prom-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744883 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_tvfd_coef_prom " "Found entity 1: gh_tvfd_coef_prom" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_tvfd_coef_prom.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fir_pfilter_ot_ns-a " "Found design unit 1: gh_fir_pfilter_ot_ns-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744904 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fir_pfilter_ot_ns " "Found entity 1: gh_fir_pfilter_ot_ns" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot_ns.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fir_pfilter_ot-a " "Found design unit 1: gh_fir_pfilter_ot-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744914 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fir_pfilter_ot " "Found entity 1: gh_fir_pfilter_ot" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ot.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fir_pfilter_nsc-a " "Found design unit 1: gh_fir_pfilter_nsc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744924 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fir_pfilter_nsc " "Found entity 1: gh_fir_pfilter_nsc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_nsc.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fir_pfilter_ns-a " "Found design unit 1: gh_fir_pfilter_ns-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744956 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fir_pfilter_ns " "Found entity 1: gh_fir_pfilter_ns" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter_ns.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fir_pfilter-a " "Found design unit 1: gh_fir_pfilter-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744960 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fir_pfilter " "Found entity 1: gh_fir_pfilter" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_fir_pfilter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pcoef_prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_pcoef_prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_FIR_pcoef_prom-a " "Found design unit 1: gh_FIR_pcoef_prom-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_pcoef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_pcoef_prom.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744964 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_FIR_pcoef_prom " "Found entity 1: gh_FIR_pcoef_prom" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_pcoef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_pcoef_prom.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_filter_fg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_filter_fg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_FIR_filter_fg-a " "Found design unit 1: gh_FIR_filter_fg-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter_fg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter_fg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744970 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_FIR_filter_fg " "Found entity 1: gh_FIR_filter_fg" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter_fg.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter_fg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_FIR_filter-a " "Found design unit 1: gh_FIR_filter-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744975 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_FIR_filter " "Found entity 1: gh_FIR_filter" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_filter.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_coef_prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_fir_coef_prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_FIR_coef_prom-a " "Found design unit 1: gh_FIR_coef_prom-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_coef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_coef_prom.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744978 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_FIR_coef_prom " "Found entity 1: gh_FIR_coef_prom" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_coef_prom.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_FIR_coef_prom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6db.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_filter_compensation_6dB-a " "Found design unit 1: gh_filter_compensation_6dB-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6dB.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744982 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_filter_compensation_6dB " "Found entity 1: gh_filter_compensation_6dB" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_6dB.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4db.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_filter_compensation_4dB-a " "Found design unit 1: gh_filter_compensation_4dB-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4dB.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744987 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_filter_compensation_4dB " "Found entity 1: gh_filter_compensation_4dB" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_4dB.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2db.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2db.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_filter_compensation_2dB-a " "Found design unit 1: gh_filter_compensation_2dB-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2dB.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744992 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_filter_compensation_2dB " "Found entity 1: gh_filter_compensation_2dB" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2dB.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_compensation_2dB.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_ab_interpolation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_filter_ab_interpolation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_filter_AB_interpolation-a " "Found design unit 1: gh_filter_AB_interpolation-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_AB_interpolation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_AB_interpolation.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744997 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_filter_AB_interpolation " "Found entity 1: gh_filter_AB_interpolation" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_AB_interpolation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_filter_AB_interpolation.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651744997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651744997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation_m2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation_m2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_interpolation_m2-a " "Found design unit 1: gh_CIC_interpolation_m2-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745000 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_interpolation_m2 " "Found entity 1: gh_CIC_interpolation_m2" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation_m1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation_m1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_interpolation_m1-a " "Found design unit 1: gh_CIC_interpolation_m1-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745005 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_interpolation_m1 " "Found entity 1: gh_CIC_interpolation_m1" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation_m1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_interpolation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_interpolation-a " "Found design unit 1: gh_CIC_interpolation-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745009 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_interpolation " "Found entity 1: gh_CIC_interpolation" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_interpolation.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_filter-a " "Found design unit 1: gh_CIC_filter-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_filter.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745013 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_filter " "Found entity 1: gh_CIC_filter" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_filter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_filter.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_decimation_m2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_decimation_m2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_decimation_m2-a " "Found design unit 1: gh_CIC_decimation_m2-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745020 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_decimation_m2 " "Found entity 1: gh_CIC_decimation_m2" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m2.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_decimation_m1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/filters/gh_cic_decimation_m1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_CIC_decimation_m1-a " "Found design unit 1: gh_CIC_decimation_m1-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745023 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_CIC_decimation_m1 " "Found entity 1: gh_CIC_decimation_m1" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m1.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/filters/gh_CIC_decimation_m1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_wdt_programmable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_wdt_programmable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_wdt_programmable-a " "Found design unit 1: gh_wdt_programmable-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt_programmable.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt_programmable.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745027 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_wdt_programmable " "Found entity 1: gh_wdt_programmable" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt_programmable.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt_programmable.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_wdt-a " "Found design unit 1: gh_wdt-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745031 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_wdt " "Found entity 1: gh_wdt" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_wdt.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_programmable_low.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_programmable_low.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_stretch_programmable_low-a " "Found design unit 1: gh_stretch_programmable_low-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable_low.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable_low.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745037 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_stretch_programmable_low " "Found entity 1: gh_stretch_programmable_low" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable_low.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable_low.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_programmable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_programmable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_stretch_programmable-a " "Found design unit 1: gh_stretch_programmable-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745040 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_stretch_programmable " "Found entity 1: gh_stretch_programmable" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_programmable.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_low.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch_low.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_stretch_low-a " "Found design unit 1: gh_stretch_low-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_low.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_low.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745044 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_stretch_low " "Found entity 1: gh_stretch_low" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_low.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch_low.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_stretch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_stretch-a " "Found design unit 1: gh_stretch-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745048 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_stretch " "Found entity 1: gh_stretch" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_stretch.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_register_control_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_register_control_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_register_control_ce-a " "Found design unit 1: gh_register_control_ce-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_register_control_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_register_control_ce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745051 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_register_control_ce " "Found entity 1: gh_register_control_ce" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_register_control_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_register_control_ce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_PWM-a " "Found design unit 1: gh_PWM-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_PWM.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_PWM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745055 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_PWM " "Found entity 1: gh_PWM" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_PWM.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_PWM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pw_wtoa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pw_wtoa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_pw_wTOA-a " "Found design unit 1: gh_pw_wTOA-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_pw_wTOA.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_pw_wTOA.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745061 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_pw_wTOA " "Found entity 1: gh_pw_wTOA" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_pw_wTOA.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_pw_wTOA.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Pulse_Generator-a " "Found design unit 1: gh_Pulse_Generator-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Pulse_Generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Pulse_Generator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745065 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Pulse_Generator " "Found entity 1: gh_Pulse_Generator" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Pulse_Generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Pulse_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_parity_gen_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_parity_gen_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_parity_gen_Serial-a " "Found design unit 1: gh_parity_gen_Serial-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745069 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_parity_gen_Serial " "Found entity 1: gh_parity_gen_Serial" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_parity_gen_Serial.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_gray2binary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_gray2binary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_gray2binary-a " "Found design unit 1: gh_gray2binary-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745072 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_gray2binary " "Found entity 1: gh_gray2binary" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_gray2binary.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det_xcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det_xcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det_XCD-a " "Found design unit 1: gh_edge_det_XCD-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745074 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det_XCD " "Found entity 1: gh_edge_det_XCD" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det_XCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det-a " "Found design unit 1: gh_edge_det-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745077 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det " "Found entity 1: gh_edge_det" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_edge_det.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_bus-a " "Found design unit 1: gh_delay_programmable_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_bus.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745081 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_bus " "Found entity 1: gh_delay_programmable_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_bus.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_255_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_255_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_255_bus-a " "Found design unit 1: gh_delay_programmable_255_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255_bus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745088 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_255_bus " "Found entity 1: gh_delay_programmable_255_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255_bus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_255.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_255.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_255-a " "Found design unit 1: gh_delay_programmable_255-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745093 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_255 " "Found entity 1: gh_delay_programmable_255" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_255.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_127.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_127.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_127-a " "Found design unit 1: gh_delay_programmable_127-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_127.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_127.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745097 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_127 " "Found entity 1: gh_delay_programmable_127" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_127.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_127.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_63.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_63.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_63-a " "Found design unit 1: gh_delay_programmable_63-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_63.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_63.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745101 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_63 " "Found entity 1: gh_delay_programmable_63" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_63.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_63.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_31-a " "Found design unit 1: gh_delay_programmable_31-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_31.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_31.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745104 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_31 " "Found entity 1: gh_delay_programmable_31" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_31.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_31.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_programmable_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_programmable_15-a " "Found design unit 1: gh_delay_programmable_15-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_15.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_15.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745109 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_programmable_15 " "Found entity 1: gh_delay_programmable_15" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_15.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_programmable_15.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay_bus-a " "Found design unit 1: gh_delay_bus-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_bus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745115 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay_bus " "Found entity 1: gh_delay_bus" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_bus.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay_bus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_delay-a " "Found design unit 1: gh_delay-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745118 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_delay " "Found entity 1: gh_delay" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_delay.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_debounce-a " "Found design unit 1: gh_debounce-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_debounce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_debounce.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745122 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_debounce " "Found entity 1: gh_debounce" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_debounce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_debounce.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_data_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_data_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_data_mux-a " "Found design unit 1: gh_data_mux-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_mux.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_mux.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745127 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_data_mux " "Found entity 1: gh_data_mux" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_mux.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_mux.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_data_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_data_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_data_demux-a " "Found design unit 1: gh_data_demux-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_demux.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_demux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745130 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_data_demux " "Found entity 1: gh_data_demux" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_demux.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_data_demux.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_clk_mirror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_clk_mirror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_clk_mirror-a " "Found design unit 1: gh_clk_mirror-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_mirror.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_mirror.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745133 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_clk_mirror " "Found entity 1: gh_clk_mirror" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_mirror.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_mirror.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_clk_ce_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_clk_ce_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_clk_ce_div-a " "Found design unit 1: gh_clk_ce_div-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_ce_div.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_ce_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745136 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_clk_ce_div " "Found entity 1: gh_clk_ce_div" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_ce_div.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_clk_ce_div.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_burst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_burst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_Burst_Generator-a " "Found design unit 1: gh_Burst_Generator-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Burst_Generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Burst_Generator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745141 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_Burst_Generator " "Found entity 1: gh_Burst_Generator" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Burst_Generator.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_Burst_Generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_binary2gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_binary2gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_binary2gray-a " "Found design unit 1: gh_binary2gray-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745143 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_binary2gray " "Found entity 1: gh_binary2gray" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_binary2gray.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_baud_rate_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_baud_rate_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_baud_rate_gen-a " "Found design unit 1: gh_baud_rate_gen-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745145 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_baud_rate_gen " "Found entity 1: gh_baud_rate_gen" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_gpio_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_gpio_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_gpio_32-a " "Found design unit 1: gh_4byte_gpio_32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_gpio_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_gpio_32.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745151 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_gpio_32 " "Found entity 1: gh_4byte_gpio_32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_gpio_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_gpio_32.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_control_reg_256-a " "Found design unit 1: gh_4byte_control_reg_256-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_256.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_256.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745158 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_control_reg_256 " "Found entity 1: gh_4byte_control_reg_256" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_256.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_256.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_control_reg_128-a " "Found design unit 1: gh_4byte_control_reg_128-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_128.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_128.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745163 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_control_reg_128 " "Found entity 1: gh_4byte_control_reg_128" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_128.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_128.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_control_reg_64-a " "Found design unit 1: gh_4byte_control_reg_64-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_64.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745166 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_control_reg_64 " "Found entity 1: gh_4byte_control_reg_64" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_64.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_64.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/custom_msi/gh_4byte_control_reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_4byte_control_reg_32-a " "Found design unit 1: gh_4byte_control_reg_32-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_32.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745169 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_4byte_control_reg_32 " "Found entity 1: gh_4byte_control_reg_32" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_32.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_4byte_control_reg_32.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_up_sr_ce-a " "Found design unit 1: gh_counter_up_sr_ce-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745173 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_up_sr_ce " "Found entity 1: gh_counter_up_sr_ce" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_sr_ce.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_up_ce_tc-a " "Found design unit 1: gh_counter_up_ce_tc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745176 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_up_ce_tc " "Found entity 1: gh_counter_up_ce_tc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_tc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_up_ce_ld_tc-a " "Found design unit 1: gh_counter_up_ce_ld_tc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745179 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_up_ce_ld_tc " "Found entity 1: gh_counter_up_ce_ld_tc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld_tc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_up_ce_ld-a " "Found design unit 1: gh_counter_up_ce_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745183 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_up_ce_ld " "Found entity 1: gh_counter_up_ce_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce_ld.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_up_ce-a " "Found design unit 1: gh_counter_up_ce-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745187 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_up_ce " "Found entity 1: gh_counter_up_ce" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_up_ce.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_modulo-a " "Found design unit 1: gh_counter_modulo-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745199 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_modulo " "Found entity 1: gh_counter_modulo" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_modulo.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_integer_up-a " "Found design unit 1: gh_counter_integer_up-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745207 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_integer_up " "Found entity 1: gh_counter_integer_up" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_up.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_integer_down-a " "Found design unit 1: gh_counter_integer_down-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745209 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_integer_down " "Found entity 1: gh_counter_integer_down" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_integer_down.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_fr-a " "Found design unit 1: gh_counter_fr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745213 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_fr " "Found entity 1: gh_counter_fr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_fr.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_one-a " "Found design unit 1: gh_counter_down_one-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745217 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_one " "Found entity 1: gh_counter_down_one" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_one.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_ce_ld_tc-a " "Found design unit 1: gh_counter_down_ce_ld_tc-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745221 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_ce_ld_tc " "Found entity 1: gh_counter_down_ce_ld_tc" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld_tc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_ce_ld-a " "Found design unit 1: gh_counter_down_ce_ld-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745224 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_ce_ld " "Found entity 1: gh_counter_down_ce_ld" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter_down_ce_ld.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter-a " "Found design unit 1: gh_counter-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745227 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter " "Found entity 1: gh_counter" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/counters/gh_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_tx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_tx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Tx_8bit-a " "Found design unit 1: gh_uart_Tx_8bit-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745230 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Tx_8bit " "Found entity 1: gh_uart_Tx_8bit" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_rx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_rx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Rx_8bit-a " "Found design unit 1: gh_uart_Rx_8bit-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745233 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Rx_8bit " "Found entity 1: gh_uart_Rx_8bit" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550_wb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550_wb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_wb_wrapper-a " "Found design unit 1: gh_uart_16550_wb_wrapper-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745235 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_wb_wrapper " "Found entity 1: gh_uart_16550_wb_wrapper" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_AMBA_APB_wrapper-a " "Found design unit 1: gh_uart_16550_AMBA_APB_wrapper-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745239 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_AMBA_APB_wrapper " "Found entity 1: gh_uart_16550_AMBA_APB_wrapper" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_uart_16550.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550-a " "Found design unit 1: gh_uart_16550-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745244 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550 " "Found entity 1: gh_uart_16550" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_fifo_async16_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_fifo_async16_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_sr-a " "Found design unit 1: gh_fifo_async16_sr-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_sr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745246 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_sr " "Found entity 1: gh_fifo_async16_sr" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_sr.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zoeyli/cpen391/tutorial/cpen391_computer (verilog) uart - for 391 students/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_rcsr_wf-a " "Found design unit 1: gh_fifo_async16_rcsr_wf-a" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745249 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_rcsr_wf " "Found entity 1: gh_fifo_async16_rcsr_wf" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745251 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745253 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoramframebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file videoramframebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoramframebuffer-SYN " "Found design unit 1: videoramframebuffer-SYN" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745256 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoRamFrameBuffer " "Found entity 1: VideoRamFrameBuffer" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_and_video_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphics_and_video_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics_and_Video_Controller " "Found entity 1: Graphics_and_Video_Controller" {  } { { "Graphics_and_Video_Controller.bdf" "" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CLOCK_GEN-rtl " "Found design unit 1: VGA_CLOCK_GEN-rtl" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745264 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN " "Found entity 1: VGA_CLOCK_GEN" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen/vga_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock_gen/vga_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN_0002 " "Found entity 1: VGA_CLOCK_GEN_0002" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_port_connections.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpio_port_connections.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_Port_Connections " "Found entity 1: GPIO_Port_Connections" {  } { { "GPIO_Port_Connections.bdf" "" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GPIO_Port_Connections.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristateoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristateoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriStateOutput-rtl " "Found design unit 1: TriStateOutput-rtl" {  } { { "TriStateOutput.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745276 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriStateOutput " "Found entity 1: TriStateOutput" {  } { { "TriStateOutput.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/cpen391_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/cpen391_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer " "Found entity 1: CPEN391_Computer" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper_001 " "Found entity 1: CPEN391_Computer_irq_mapper_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper " "Found entity 1: CPEN391_Computer_irq_mapper" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1 " "Found entity 1: CPEN391_Computer_mm_interconnect_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745339 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745366 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745380 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router_001 " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745384 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "CPEN391_Computer/synthesis/submodules/credit_producer.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_018_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_018_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745558 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_018 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_018" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_008_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745566 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_008 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_008" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745570 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_007 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_007" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745575 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_006 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_006" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745581 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_005 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_005" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745585 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_003 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_003" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745590 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_002 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614651745593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745596 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/bit_flipper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/bit_flipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flipper " "Found entity 1: bit_flipper" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL " "Found entity 1: CPEN391_Computer_System_PLL" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL_sys_pll " "Found entity 1: CPEN391_Computer_System_PLL_sys_pll" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SysID " "Found entity 1: CPEN391_Computer_SysID" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Slider_Switches " "Found entity 1: CPEN391_Computer_Slider_Switches" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_input_efifo_module " "Found entity 1: CPEN391_Computer_SDRAM_input_efifo_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745645 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM " "Found entity 2: CPEN391_Computer_SDRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(234) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614651745650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(235) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614651745650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_test_component_ram_module " "Found entity 1: CPEN391_Computer_SDRAM_test_component_ram_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745652 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM_test_component " "Found entity 2: CPEN391_Computer_SDRAM_test_component" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_PushButtons " "Found entity 1: CPEN391_Computer_PushButtons" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Onchip_SRAM " "Found entity 1: CPEN391_Computer_Onchip_SRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LEDS " "Found entity 1: CPEN391_Computer_LEDS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LCD_0 " "Found entity 1: CPEN391_Computer_LCD_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w " "Found entity 1: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Found entity 2: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r " "Found entity 3: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Found entity 4: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPEN391_Computer_JTAG_UART_for_ARM_0 " "Found entity 5: CPEN391_Computer_JTAG_UART_for_ARM_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745731 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Interval_Timer " "Found entity 1: CPEN391_Computer_Interval_Timer" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_IO_Bridge " "Found entity 1: CPEN391_Computer_IO_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_HEX0_1 " "Found entity 1: CPEN391_Computer_HEX0_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS " "Found entity 1: CPEN391_Computer_ARM_A9_HPS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651745997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651745997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io_border" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer_Verilog " "Found entity 1: MyComputer_Verilog" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746029 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SerialIODecoder_Verilog.v " "Can't analyze file -- file SerialIODecoder_Verilog.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1614651746036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipserialio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipserialio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipSerialIO " "Found entity 1: OnChipSerialIO" {  } { { "OnChipSerialIO.bdf" "" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialiodecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file serialiodecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialIODecoder " "Found entity 1: SerialIODecoder" {  } { { "SerialIODecoder.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/SerialIODecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651746049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651746049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651747233 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(316) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614651747305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(326) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614651747305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(336) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614651747305 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(680) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614651747309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer_Verilog " "Elaborating entity \"MyComputer_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614651748070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer CPEN391_Computer:u0 " "Elaborating entity \"CPEN391_Computer\" for hierarchy \"CPEN391_Computer:u0\"" {  } { { "MyComputer_Verilog.v" "u0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651748261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "arm_a9_hps" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651748489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_fpga_interfaces CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651748605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651748701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io_border CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io_border\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651748773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651749157 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749157 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749239 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1614651749241 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749392 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1614651749396 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651749397 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614651749407 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749408 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651749619 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651749619 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749679 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614651749692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651749793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651750218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651750473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651750667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651750816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651751180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751188 ""}  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651751188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651751303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651751303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651751789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651752229 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1614651752231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651752257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752303 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752304 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752304 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752304 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752304 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651752304 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651752905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651752967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_HEX0_1 CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1 " "Elaborating entity \"CPEN391_Computer_HEX0_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "hex0_1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_IO_Bridge CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge " "Elaborating entity \"CPEN391_Computer_IO_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "io_bridge" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Interval_Timer CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer " "Elaborating entity \"CPEN391_Computer_Interval_Timer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "interval_timer" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_to_fpga_bridge" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651753518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753520 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651753520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651753971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651754003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754004 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651754004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651754166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754166 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651754166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651754897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "timing_adt" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651755750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651755752 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651755820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "transacto" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651756534 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614651756534 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "rst_controller" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0 " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_uart_for_arm_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651756992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "wfifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651757225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757227 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651757227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651757797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651757797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651757806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651758095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651758095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651758470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758471 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651758471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LCD_0 CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0 " "Elaborating entity \"CPEN391_Computer_LCD_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "lcd_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651758851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LEDS CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds " "Elaborating entity \"CPEN391_Computer_LEDS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "leds" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Onchip_SRAM CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram " "Elaborating entity \"CPEN391_Computer_Onchip_SRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "onchip_sram" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "the_altsyncram" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651759478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPEN391_Computer_Onchip_SRAM.hex " "Parameter \"init_file\" = \"CPEN391_Computer_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759480 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651759480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nib2 " "Found entity 1: altsyncram_nib2" {  } { { "db/altsyncram_nib2.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_nib2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651759716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651759716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nib2 CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated " "Elaborating entity \"altsyncram_nib2\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_PushButtons CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons " "Elaborating entity \"CPEN391_Computer_PushButtons\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "pushbuttons" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651759979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram " "Elaborating entity \"CPEN391_Computer_SDRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sdram" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM_input_efifo_module CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module " "Elaborating entity \"CPEN391_Computer_SDRAM_input_efifo_module\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "the_CPEN391_Computer_SDRAM_input_efifo_module" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Slider_Switches CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches " "Elaborating entity \"CPEN391_Computer_Slider_Switches\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "slider_switches" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SysID CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid " "Elaborating entity \"CPEN391_Computer_SysID\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sysid" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll " "Elaborating entity \"CPEN391_Computer_System_PLL\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "system_pll" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL_sys_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll " "Elaborating entity \"CPEN391_Computer_System_PLL_sys_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "sys_pll" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760479 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1614651760508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651760562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760572 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651760572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "reset_from_locked" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_flipper CPEN391_Computer:u0\|bit_flipper:bit_flipper_0 " "Elaborating entity \"bit_flipper\" for hierarchy \"CPEN391_Computer:u0\|bit_flipper:bit_flipper_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "bit_flipper_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760803 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bit_flipper.v(25) " "Verilog HDL Always Construct warning at bit_flipper.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651760807 "|MyComputer_Verilog|CPEN391_Computer:u0|bit_flipper:bit_flipper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651760887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "bit_flipper_0_avalon_slave_0_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651762951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_uart_for_arm_0_avalon_jtag_slave_translator" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651763864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651764499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651764969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651765291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rsp_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651765438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rdata_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651765700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rsp_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651766164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rdata_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651766323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651767183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651767345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_002" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651767461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651767722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_003" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_005" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_006" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_007" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651768949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_008" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651769154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651769329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_018" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651769636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651769845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651769915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651770194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651770419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651770674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651770924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_burst_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651771748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651772005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651774828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651775215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651775355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651775476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651775672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651775830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651776910 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651776989 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651776989 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651777102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651777222 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651777297 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651777299 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651777543 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651777577 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651777577 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651777677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651777903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651777935 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651777939 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651777939 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651778223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778263 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778264 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778264 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651778451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778472 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778473 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778473 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651778746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778764 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778766 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651778767 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651779964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651780164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651780310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651780693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address CPEN391_Computer_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at CPEN391_Computer_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651780794 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651780888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651780943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_limiter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651781500 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651781503 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651781503 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781666 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651781720 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614651781722 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper " "Elaborating entity \"CPEN391_Computer_irq_mapper\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper_001 CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"CPEN391_Computer_irq_mapper_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651781967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller_001" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay HexTo7SegmentDisplay:HEXDisplay0_1 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"HexTo7SegmentDisplay:HEXDisplay0_1\"" {  } { { "MyComputer_Verilog.v" "HEXDisplay0_1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphics_and_Video_Controller Graphics_and_Video_Controller:GraphicsController1 " "Elaborating entity \"Graphics_and_Video_Controller\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\"" {  } { { "MyComputer_Verilog.v" "GraphicsController1" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12 " "Elaborating entity \"VGA_CLOCK_GEN\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst12" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 88 968 1128 232 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN_0002 Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst " "Elaborating entity \"VGA_CLOCK_GEN_0002\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\"" {  } { { "VGA_CLOCK_GEN.vhd" "vga_clock_gen_inst" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "altera_pll_i" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1614651782546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651782639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 30.000000 MHz " "Parameter \"output_clock_frequency0\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782652 ""}  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651782652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst7" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 424 1784 2032 600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst3" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 360 1344 1600 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651782870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782878 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651782878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651782994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651782994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651782996 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1614651783027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 968 856 1152 1208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651783228 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651783229 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651783229 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651783229 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst1" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 864 1752 2112 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoRamFrameBuffer Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10 " "Elaborating entity \"VideoRamFrameBuffer\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\"" {  } { { "GraphicsFrameBufferMemory.bdf" "inst10" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { { 368 1064 1264 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "altsyncram_component" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651783560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783568 ""}  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651783568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv14 " "Found entity 1: altsyncram_rv14" {  } { { "db/altsyncram_rv14.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651783814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651783814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rv14 Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated " "Elaborating entity \"altsyncram_rv14\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651783817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651784217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651784217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_rv14.tdf" "decode2" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651784390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651784390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a " "Elaborating entity \"decode_l2a\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a\"" {  } { { "db/altsyncram_rv14.tdf" "rden_decode_a" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651784528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651784528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_rv14.tdf" "mux4" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8 " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst8" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 720 1752 2024 800 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst10" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 416 824 1080 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipSerialIO OnChipSerialIO:SerialIOPorts " "Elaborating entity \"OnChipSerialIO\" for hierarchy \"OnChipSerialIO:SerialIOPorts\"" {  } { { "MyComputer_Verilog.v" "SerialIOPorts" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651784945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_16550_wb_wrapper OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3 " "Elaborating entity \"gh_uart_16550_wb_wrapper\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\"" {  } { { "OnChipSerialIO.bdf" "inst3" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { { 16 904 1120 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651785033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InternalDataOut gh_uart_16550_wb_wrapper.vhd(191) " "VHDL Process Statement warning at gh_uart_16550_wb_wrapper.vhd(191): signal \"InternalDataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614651785047 "|MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_16550 OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1 " "Elaborating entity \"gh_uart_16550\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" "U1" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651785155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Parity_OD gh_uart_16550.vhd(285) " "Verilog HDL or VHDL warning at gh_uart_16550.vhd(285): object \"Parity_OD\" assigned a value but never read" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614651785158 "|MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst3|gh_uart_16550:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_jkff OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_jkff:U1 " "Elaborating entity \"gh_jkff\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_jkff:U1\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U1" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651785317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_edge_det OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_edge_det:U3 " "Elaborating entity \"gh_edge_det\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_edge_det:U3\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U3" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651785508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u12 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u12\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "u12" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651785943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_decode_3to8 OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_decode_3to8:u19 " "Elaborating entity \"gh_decode_3to8\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_decode_3to8:u19\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "u19" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u21 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u21\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "u21" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u25 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_register_ce:u25\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "u25" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_baud_rate_gen OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_baud_rate_gen:u27 " "Elaborating entity \"gh_baud_rate_gen\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_baud_rate_gen:u27\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "u27" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_down_ce_ld OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_baud_rate_gen:u27\|gh_counter_down_ce_ld:U3 " "Elaborating entity \"gh_counter_down_ce_ld\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_baud_rate_gen:u27\|gh_counter_down_ce_ld:U3\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" "U3" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_vhdl_lib_v3_48/custom_MSI/gh_baud_rate_gen.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_fifo_async16_sr OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28 " "Elaborating entity \"gh_fifo_async16_sr\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U28" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_Tx_8bit OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29 " "Elaborating entity \"gh_uart_Tx_8bit\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U29" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_integer_down OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u1 " "Elaborating entity \"gh_counter_integer_down\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u1\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "u1" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_shift_reg_PL_sl OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_shift_reg_PL_sl:U2 " "Elaborating entity \"gh_shift_reg_PL_sl\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_shift_reg_PL_sl:U2\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "U2" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_integer_down OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u3 " "Elaborating entity \"gh_counter_integer_down\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u3\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "u3" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651786985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_parity_gen_Serial OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_parity_gen_Serial:U4 " "Elaborating entity \"gh_parity_gen_Serial\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_parity_gen_Serial:U4\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" "U4" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Tx_8bit.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_fifo_async16_rcsr_wf OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31 " "Elaborating entity \"gh_fifo_async16_rcsr_wf\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U31" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_binary2gray OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_binary2gray:U1 " "Elaborating entity \"gh_binary2gray\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_binary2gray:U1\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "U1" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_gray2binary OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_gray2binary:U4 " "Elaborating entity \"gh_gray2binary\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_gray2binary:U4\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" "U4" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_Rx_8bit OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33 " "Elaborating entity \"gh_uart_Rx_8bit\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U33" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_shift_reg_se_sl OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\|gh_shift_reg_se_sl:U2 " "Elaborating entity \"gh_shift_reg_se_sl\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\|gh_shift_reg_se_sl:U2\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" "U2" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_Rx_8bit.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_edge_det_XCD OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_edge_det_XCD:U35a " "Elaborating entity \"gh_edge_det_XCD\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_edge_det_XCD:U35a\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U35a" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_down_ce_ld_tc OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_counter_down_ce_ld_tc:U36 " "Elaborating entity \"gh_counter_down_ce_ld_tc\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_counter_down_ce_ld_tc:U36\"" {  } { { "../tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" "U36" { Text "C:/Users/zoeyli/cpen391/tutorial/CPEN391_Computer (Verilog) UART - For 391 Students/UART_16550_Files/gh_uart_16550.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651787931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialIODecoder OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst " "Elaborating entity \"SerialIODecoder\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst\"" {  } { { "OnChipSerialIO.bdf" "inst" { Schematic "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { { -176 496 768 -64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651788058 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1614651804532 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1614651806549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.01.18:23:38 Progress: Loading sld773ac3b8/alt_sld_fab_wrapper_hw.tcl " "2021.03.01.18:23:38 Progress: Loading sld773ac3b8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651818770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651834524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651835656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1614651840891 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1614651841819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld773ac3b8/alt_sld_fab.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842133 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/ip/sld773ac3b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651842153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651842153 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851746 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851752 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851755 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851758 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851759 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851762 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851763 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred RAM node \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1614651851765 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[7\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[7\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[6\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[6\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[5\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[5\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[4\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[4\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[3\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[3\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[2\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[2\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[1\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[1\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IO_Read_Data_WIRE\[0\]\" " "Converted tri-state node \"IO_Read_Data_WIRE\[0\]\" into a selector" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 163 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[8\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[8\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[9\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[9\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[10\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[10\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[11\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[11\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[12\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[12\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[13\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[13\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[14\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[14\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[15\] " "Converted tri-state buffer \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\|DataOutToCPU\[15\]\" feeding internal logic into a wire" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 0 1614651912853 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 0 1614651912853 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[15\]~synth " "Converted tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[15\]~synth\" feeding internal logic into a wire" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 1 1614651913048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[14\]~synth " "Converted tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[14\]~synth\" feeding internal logic into a wire" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 1 1614651913048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[13\]~synth " "Converted tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[13\]~synth\" feeding internal logic into a wire" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 1 1614651913048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[12\]~synth " "Converted tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[12\]~synth\" feeding internal logic into a wire" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 1 1614651913048 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[11\]~synth " "Converted tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[11\]~synth\" feeding internal logic into a wire" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 1 1614651913048 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 1 1614651913048 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst11\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst9\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst3\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|ram_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1614651918385 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1614651918385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0 " "Elaborated megafunction instantiation \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651918530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0 " "Instantiated megafunction \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|altsyncram:ram_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651918538 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651918538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ji1 " "Found entity 1: altsyncram_2ji1" {  } { { "db/altsyncram_2ji1.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_2ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651918790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651918790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0 " "Elaborated megafunction instantiation \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651919392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0 " "Instantiated megafunction \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst8\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\|altsyncram:ram_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651919397 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651919397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_egi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651919701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651919701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651920794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651920798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651920798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651920941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651920941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651921231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614651921232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614651921232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614651921380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614651921380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1614651925528 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 1 1614651954010 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 1 1614651954010 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651954011 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1614651954011 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 1 1614651955862 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 1 1614651955862 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651955863 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1614651955863 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 1 1614651966868 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 1 1614651966868 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651966868 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1614651966868 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 1 1614651968651 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 1 1614651968651 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651968651 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1614651968651 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[0\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[0\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[0\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[1\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[1\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[1\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[1\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[2\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[2\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[2\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[2\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[3\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[3\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[3\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[3\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[4\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[4\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[4\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[4\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[5\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[5\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[5\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[5\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[6\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[6\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[6\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[6\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[7\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[7\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[7\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[7\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[8\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[8\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[8\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[8\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[9\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[9\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[9\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[9\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[10\] CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[10\] " "Converted the fan-out from the tri-state buffer \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|bidir_port\[10\]\" to the node \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\|read_mux_out\[10\]\" into an OR gate" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 1 1614651973020 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 1 1614651973020 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1614651978552 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1614651978552 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 1 1614651979134 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 1 1614651979134 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 99 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651980907 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1614651980907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614651980999 "|MyComputer_Verilog|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614651980999 "|MyComputer_Verilog|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1614651980999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614651986686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2007 " "2007 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1614652028758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "CPEN391_Computer_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614652029908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg " "Generated suppressed messages file C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614652035306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "27 0 3 0 0 " "Adding 27 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614652326268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614652326268 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1614652327563 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1614652327563 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1614652327626 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1614652327626 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1614652327650 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1614652327650 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614652328880 "|MyComputer_Verilog|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614652328880 "|MyComputer_Verilog|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "MyComputer_Verilog.v" "" { Text "C:/Users/zoeyli/cpen391/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614652328880 "|MyComputer_Verilog|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614652328880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15858 " "Implemented 15858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14281 " "Implemented 14281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_RAMS" "580 " "Implemented 580 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1614652328935 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1614652328935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614652328935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5491 " "Peak virtual memory: 5491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614652329828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 18:32:09 2021 " "Processing ended: Mon Mar 01 18:32:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614652329828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:37 " "Elapsed time: 00:10:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614652329828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:03 " "Total CPU time (on all processors): 00:08:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614652329828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614652329828 ""}
