[2021-09-09 09:59:25,081]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 09:59:25,082]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:25,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; ".

Peak memory: 14262272 bytes

[2021-09-09 09:59:25,396]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:25,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 09:59:25,530]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 09:59:25,530]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:25,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :44
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :44
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :4
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 7340032 bytes

[2021-09-09 09:59:25,563]mapper_test.py:220:[INFO]: area: 53 level: 4
[2021-09-09 11:57:06,897]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 11:57:06,897]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:57:07,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; ".

Peak memory: 14356480 bytes

[2021-09-09 11:57:07,222]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:57:07,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34639872 bytes

[2021-09-09 11:57:07,392]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 11:57:07,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:09,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :44
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :66
score:100
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :4
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15912960 bytes

[2021-09-09 11:57:09,271]mapper_test.py:220:[INFO]: area: 53 level: 4
[2021-09-09 13:27:10,466]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 13:27:10,467]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:27:10,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; ".

Peak memory: 14540800 bytes

[2021-09-09 13:27:10,818]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:27:10,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34631680 bytes

[2021-09-09 13:27:10,949]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 13:27:10,950]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:12,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :77
		klut.num_gates():55
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :35
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15859712 bytes

[2021-09-09 13:27:12,784]mapper_test.py:220:[INFO]: area: 55 level: 4
[2021-09-09 15:05:21,849]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 15:05:21,850]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:21,850]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:21,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:05:21,992]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 15:05:21,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:23,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15806464 bytes

[2021-09-09 15:05:23,985]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-09 15:34:25,864]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 15:34:25,865]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:25,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:26,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34791424 bytes

[2021-09-09 15:34:26,040]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 15:34:26,041]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:28,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15851520 bytes

[2021-09-09 15:34:28,040]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-09 16:12:29,372]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 16:12:29,372]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:29,372]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:29,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34717696 bytes

[2021-09-09 16:12:29,508]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 16:12:29,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:31,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15810560 bytes

[2021-09-09 16:12:31,502]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-09 16:47:12,946]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 16:47:12,964]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:12,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:13,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 16:47:13,121]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 16:47:13,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:15,109]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15888384 bytes

[2021-09-09 16:47:15,110]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-09 17:23:33,122]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-09 17:23:33,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:33,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:33,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 17:23:33,259]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-09 17:23:33,259]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:35,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15843328 bytes

[2021-09-09 17:23:35,284]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-13 23:28:50,629]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-13 23:28:50,630]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:50,630]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:50,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34336768 bytes

[2021-09-13 23:28:50,757]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-13 23:28:50,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:52,537]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-13 23:28:52,537]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-13 23:42:09,266]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-13 23:42:09,266]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:09,266]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:09,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34594816 bytes

[2021-09-13 23:42:09,417]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-13 23:42:09,417]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:09,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 7131136 bytes

[2021-09-13 23:42:09,449]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-14 08:58:35,949]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-14 08:58:35,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:35,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:36,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34480128 bytes

[2021-09-14 08:58:36,086]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-14 08:58:36,087]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:37,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 15929344 bytes

[2021-09-14 08:58:37,858]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-14 09:21:07,809]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-14 09:21:07,810]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:07,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:07,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34131968 bytes

[2021-09-14 09:21:07,940]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-14 09:21:07,940]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:07,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 7544832 bytes

[2021-09-14 09:21:07,968]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-15 15:32:14,573]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-15 15:32:14,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:14,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:14,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34238464 bytes

[2021-09-15 15:32:14,693]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-15 15:32:14,693]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:16,284]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 14503936 bytes

[2021-09-15 15:32:16,285]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-15 15:54:31,775]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-15 15:54:31,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:31,775]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:31,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34185216 bytes

[2021-09-15 15:54:31,886]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-15 15:54:31,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:31,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6475776 bytes

[2021-09-15 15:54:31,928]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-18 14:02:46,855]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-18 14:02:46,855]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:46,855]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:46,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34361344 bytes

[2021-09-18 14:02:46,970]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-18 14:02:46,970]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:48,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12513280 bytes

[2021-09-18 14:02:48,594]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-18 16:27:20,327]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-18 16:27:20,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:20,328]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:20,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34361344 bytes

[2021-09-18 16:27:20,443]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-18 16:27:20,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:22,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-09-18 16:27:22,075]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-22 08:58:16,185]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-22 08:58:16,185]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:16,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:16,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34369536 bytes

[2021-09-22 08:58:16,299]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-22 08:58:16,299]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:17,164]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :5
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11591680 bytes

[2021-09-22 08:58:17,164]mapper_test.py:220:[INFO]: area: 60 level: 5
[2021-09-22 11:26:01,856]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-22 11:26:01,856]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:01,856]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:02,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34324480 bytes

[2021-09-22 11:26:02,023]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-22 11:26:02,024]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:03,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-22 11:26:03,628]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-23 16:44:57,509]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-23 16:44:57,510]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:57,510]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:57,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34525184 bytes

[2021-09-23 16:44:57,622]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-23 16:44:57,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:59,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11657216 bytes

[2021-09-23 16:44:59,233]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-23 17:08:03,387]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-23 17:08:03,388]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:03,388]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:03,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34521088 bytes

[2021-09-23 17:08:03,504]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-23 17:08:03,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:05,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-09-23 17:08:05,123]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-23 18:09:34,783]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-23 18:09:34,783]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:34,783]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:34,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-09-23 18:09:34,895]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-23 18:09:34,896]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:36,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11653120 bytes

[2021-09-23 18:09:36,481]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-27 16:36:43,915]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-27 16:36:43,916]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:43,916]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:44,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34177024 bytes

[2021-09-27 16:36:44,099]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-27 16:36:44,099]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:45,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11833344 bytes

[2021-09-27 16:36:45,789]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-27 17:43:27,755]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-27 17:43:27,755]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:27,756]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:27,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34246656 bytes

[2021-09-27 17:43:27,925]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-27 17:43:27,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:29,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
balancing!
	current map manager:
		current min nodes:115
		current min depth:9
rewriting!
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-09-27 17:43:29,564]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-28 02:09:43,528]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-28 02:09:43,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:43,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:43,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-09-28 02:09:43,696]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-28 02:09:43,696]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:45,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-09-28 02:09:45,301]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-28 16:49:11,057]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-28 16:49:11,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:11,058]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:11,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34504704 bytes

[2021-09-28 16:49:11,207]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-28 16:49:11,208]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:12,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12148736 bytes

[2021-09-28 16:49:12,834]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-09-28 17:28:12,709]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-09-28 17:28:12,709]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:12,710]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:12,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34430976 bytes

[2021-09-28 17:28:12,827]mapper_test.py:156:[INFO]: area: 46 level: 4
[2021-09-28 17:28:12,828]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:14,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 12550144 bytes

[2021-09-28 17:28:14,442]mapper_test.py:220:[INFO]: area: 60 level: 4
[2021-10-09 10:42:04,721]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-09 10:42:04,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:04,722]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:04,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 10:42:04,834]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-09 10:42:04,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:04,886]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6955008 bytes

[2021-10-09 10:42:04,886]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-09 11:24:38,478]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-09 11:24:38,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:38,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:38,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34496512 bytes

[2021-10-09 11:24:38,598]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-09 11:24:38,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:38,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6983680 bytes

[2021-10-09 11:24:38,650]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-09 16:32:23,144]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-09 16:32:23,144]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:23,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:23,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34103296 bytes

[2021-10-09 16:32:23,254]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-09 16:32:23,255]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:24,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11288576 bytes

[2021-10-09 16:32:24,067]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-09 16:49:30,784]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-09 16:49:30,784]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:30,784]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:30,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34607104 bytes

[2021-10-09 16:49:30,958]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-09 16:49:30,959]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:31,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-09 16:49:31,778]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-12 10:59:26,629]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-12 10:59:26,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:26,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:26,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34242560 bytes

[2021-10-12 10:59:26,793]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-12 10:59:26,793]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:28,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-12 10:59:28,515]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-12 11:18:51,628]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-12 11:18:51,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:51,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:51,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34275328 bytes

[2021-10-12 11:18:51,748]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-12 11:18:51,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:51,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6651904 bytes

[2021-10-12 11:18:51,834]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-12 13:34:54,827]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-12 13:34:54,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:54,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:54,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-10-12 13:34:54,999]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-12 13:34:54,999]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:56,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11571200 bytes

[2021-10-12 13:34:56,759]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-12 15:05:34,939]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-12 15:05:34,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:34,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:35,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34258944 bytes

[2021-10-12 15:05:35,057]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-12 15:05:35,058]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:36,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-12 15:05:36,732]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-12 18:50:30,093]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-12 18:50:30,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:30,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:30,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34062336 bytes

[2021-10-12 18:50:30,213]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-12 18:50:30,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:31,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-12 18:50:31,949]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-18 11:44:02,372]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-18 11:44:02,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:02,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:02,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34168832 bytes

[2021-10-18 11:44:02,494]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-18 11:44:02,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:04,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11431936 bytes

[2021-10-18 11:44:04,184]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-18 12:04:06,820]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-18 12:04:06,820]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:06,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:06,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34357248 bytes

[2021-10-18 12:04:06,941]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-18 12:04:06,941]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:06,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 5861376 bytes

[2021-10-18 12:04:06,964]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-19 14:12:03,823]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-19 14:12:03,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:03,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:03,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34418688 bytes

[2021-10-19 14:12:03,942]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-19 14:12:03,943]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:03,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-19 14:12:03,965]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-22 13:33:55,663]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-22 13:33:55,663]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:55,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:55,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34271232 bytes

[2021-10-22 13:33:55,785]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-22 13:33:55,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:55,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 8888320 bytes

[2021-10-22 13:33:55,857]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-22 13:54:48,379]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-22 13:54:48,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:48,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:48,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-10-22 13:54:48,547]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-22 13:54:48,547]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:48,610]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 8871936 bytes

[2021-10-22 13:54:48,611]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-22 14:02:24,568]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-22 14:02:24,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:24,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:24,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34213888 bytes

[2021-10-22 14:02:24,688]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-22 14:02:24,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:24,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-22 14:02:24,711]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-22 14:05:45,511]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-22 14:05:45,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:45,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:45,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 14:05:45,635]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-22 14:05:45,636]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:45,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:05:45,666]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-23 13:33:32,513]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-23 13:33:32,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:32,514]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:32,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34156544 bytes

[2021-10-23 13:33:32,639]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-23 13:33:32,640]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:34,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :95
		klut.num_gates():73
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-23 13:33:34,317]mapper_test.py:224:[INFO]: area: 73 level: 5
[2021-10-24 17:45:09,866]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-24 17:45:09,867]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:09,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:10,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34230272 bytes

[2021-10-24 17:45:10,008]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-24 17:45:10,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:11,682]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :64
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-10-24 17:45:11,683]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-24 18:05:36,268]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-24 18:05:36,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:36,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:36,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34414592 bytes

[2021-10-24 18:05:36,430]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-24 18:05:36,430]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:38,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
	current map manager:
		current min nodes:115
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :51
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :59
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-10-24 18:05:38,088]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-26 10:25:37,095]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-26 10:25:37,095]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:37,095]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:37,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 10:25:37,275]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-26 10:25:37,275]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:37,303]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	current map manager:
		current min nodes:115
		current min depth:11
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 5943296 bytes

[2021-10-26 10:25:37,303]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 11:03:24,589]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-26 11:03:24,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:24,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:24,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 11:03:24,751]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-26 11:03:24,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:26,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-10-26 11:03:26,436]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 11:24:11,634]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-26 11:24:11,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:11,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:11,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34349056 bytes

[2021-10-26 11:24:11,754]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-26 11:24:11,754]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:13,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():69
		max delay       :5
		max area        :64
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11247616 bytes

[2021-10-26 11:24:13,415]mapper_test.py:224:[INFO]: area: 69 level: 5
[2021-10-26 12:22:17,582]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-26 12:22:17,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:17,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:17,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34144256 bytes

[2021-10-26 12:22:17,747]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-26 12:22:17,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:19,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 11419648 bytes

[2021-10-26 12:22:19,428]mapper_test.py:224:[INFO]: area: 60 level: 4
[2021-10-26 14:13:06,765]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-26 14:13:06,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:06,765]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:06,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 33964032 bytes

[2021-10-26 14:13:06,925]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-26 14:13:06,925]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:06,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():58
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 5713920 bytes

[2021-10-26 14:13:06,954]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-29 16:10:11,825]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-10-29 16:10:11,826]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:11,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:11,996]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34160640 bytes

[2021-10-29 16:10:11,998]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-10-29 16:10:11,998]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:12,034]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :98
		klut.num_gates():76
		max delay       :5
		max area        :67
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
Peak memory: 5656576 bytes

[2021-10-29 16:10:12,035]mapper_test.py:224:[INFO]: area: 76 level: 5
[2021-11-03 09:51:58,114]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-03 09:51:58,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:58,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:58,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34459648 bytes

[2021-11-03 09:51:58,236]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-03 09:51:58,236]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:58,278]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :98
		klut.num_gates():76
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig_output.v
	Peak memory: 6025216 bytes

[2021-11-03 09:51:58,279]mapper_test.py:226:[INFO]: area: 76 level: 4
[2021-11-03 10:04:08,170]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-03 10:04:08,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:08,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34512896 bytes

[2021-11-03 10:04:08,286]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-03 10:04:08,286]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,312]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :96
		klut.num_gates():74
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig_output.v
	Peak memory: 6021120 bytes

[2021-11-03 10:04:08,312]mapper_test.py:226:[INFO]: area: 74 level: 4
[2021-11-03 13:44:07,847]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-03 13:44:07,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:07,848]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:07,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 13:44:07,968]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-03 13:44:07,969]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:08,003]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :96
		klut.num_gates():74
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig_output.v
	Peak memory: 6062080 bytes

[2021-11-03 13:44:08,004]mapper_test.py:226:[INFO]: area: 74 level: 4
[2021-11-03 13:50:23,389]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-03 13:50:23,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:23,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:23,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34205696 bytes

[2021-11-03 13:50:23,504]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-03 13:50:23,504]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:23,532]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :96
		klut.num_gates():74
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig_output.v
	Peak memory: 6053888 bytes

[2021-11-03 13:50:23,532]mapper_test.py:226:[INFO]: area: 74 level: 4
[2021-11-04 15:57:19,125]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-04 15:57:19,126]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:19,126]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:19,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-11-04 15:57:19,255]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-04 15:57:19,255]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:19,282]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :24
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig_output.v
	Peak memory: 6012928 bytes

[2021-11-04 15:57:19,282]mapper_test.py:226:[INFO]: area: 57 level: 4
[2021-11-16 12:28:16,581]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-16 12:28:16,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:16,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:16,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34213888 bytes

[2021-11-16 12:28:16,701]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-16 12:28:16,701]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:16,723]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.002162 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-16 12:28:16,724]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:17:13,556]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-16 14:17:13,556]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:13,556]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:13,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34271232 bytes

[2021-11-16 14:17:13,734]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-16 14:17:13,734]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:13,757]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.001849 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-16 14:17:13,757]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-16 14:23:34,204]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-16 14:23:34,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:34,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:34,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34308096 bytes

[2021-11-16 14:23:34,369]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-16 14:23:34,370]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:34,398]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.002726 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():57
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5820416 bytes

[2021-11-16 14:23:34,399]mapper_test.py:228:[INFO]: area: 57 level: 4
[2021-11-17 16:36:13,468]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-17 16:36:13,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:13,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:13,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 33988608 bytes

[2021-11-17 16:36:13,593]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-17 16:36:13,594]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:13,614]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.001746 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-17 16:36:13,615]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-18 10:18:48,043]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-18 10:18:48,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:48,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:48,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34369536 bytes

[2021-11-18 10:18:48,166]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-18 10:18:48,166]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:48,192]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.004239 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 6459392 bytes

[2021-11-18 10:18:48,193]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-23 16:11:38,554]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-23 16:11:38,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:38,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:38,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34373632 bytes

[2021-11-23 16:11:38,679]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-23 16:11:38,679]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:38,717]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.006248 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 6483968 bytes

[2021-11-23 16:11:38,718]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-23 16:42:36,904]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-23 16:42:36,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:36,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:37,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34107392 bytes

[2021-11-23 16:42:37,030]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-23 16:42:37,030]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:37,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.006323 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-23 16:42:37,068]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 11:38:55,350]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 11:38:55,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:55,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 11:38:55,475]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 11:38:55,476]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.000192 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 11:38:55,507]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 12:02:09,582]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 12:02:09,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:09,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:09,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34373632 bytes

[2021-11-24 12:02:09,703]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 12:02:09,703]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:09,730]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.00012 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 6004736 bytes

[2021-11-24 12:02:09,730]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 12:05:53,001]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 12:05:53,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:53,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:53,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34492416 bytes

[2021-11-24 12:05:53,162]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 12:05:53,162]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:53,192]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.001831 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:05:53,192]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 12:11:31,567]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 12:11:31,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:31,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:31,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:11:31,688]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 12:11:31,688]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:31,707]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00069 secs
	Report mapping result:
		klut_size()     :67
		klut.num_gates():45
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5890048 bytes

[2021-11-24 12:11:31,708]mapper_test.py:228:[INFO]: area: 45 level: 6
[2021-11-24 12:57:51,520]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 12:57:51,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:51,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:51,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 12:57:51,693]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 12:57:51,694]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:51,724]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.001815 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-24 12:57:51,724]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 13:10:28,754]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 13:10:28,755]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:28,755]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:28,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 13:10:28,925]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 13:10:28,925]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:30,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.001775 secs
Mapping time: 0.002442 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 11276288 bytes

[2021-11-24 13:10:30,600]mapper_test.py:228:[INFO]: area: 60 level: 4
[2021-11-24 13:33:27,779]mapper_test.py:79:[INFO]: run case "s344_comb"
[2021-11-24 13:33:27,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:27,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:27,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      94.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      51.0.  Edge =      171.  Cut =      524.  T =     0.00 sec
P:  Del =    4.00.  Ar =      42.0.  Edge =      154.  Cut =      516.  T =     0.00 sec
P:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
E:  Del =    4.00.  Ar =      38.0.  Edge =      133.  Cut =      519.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      129.  Cut =      440.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      344.  T =     0.00 sec
A:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      125.  Cut =      342.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 9 gates to decouple the CO drivers.
Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %
Peak memory: 34189312 bytes

[2021-11-24 13:33:27,896]mapper_test.py:160:[INFO]: area: 46 level: 4
[2021-11-24 13:33:27,896]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:29,625]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
Mapping time: 0.000116 secs
Mapping time: 0.000132 secs
	Report mapping result:
		klut_size()     :82
		klut.num_gates():60
		max delay       :4
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v
	Peak memory: 11345920 bytes

[2021-11-24 13:33:29,626]mapper_test.py:228:[INFO]: area: 60 level: 4
