{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659460177515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659460177516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  2 14:09:37 2022 " "Processing started: Tue Aug  2 14:09:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659460177516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460177516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460177516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659460178438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659460178438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP-Behavioral " "Found design unit 1: BIP-Behavioral" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192325 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP " "Found entity 1: BIP" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3X1-Behavioral " "Found design unit 1: MUX3X1-Behavioral" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192326 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3X1 " "Found entity 1: MUX3X1" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ULA.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192328 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_TB-Behavioral " "Found design unit 1: ULA_TB-Behavioral" {  } { { "ULA_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_TB " "Found entity 1: ULA_TB" {  } { { "ULA_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ULA_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-Behavioral " "Found design unit 1: CONTROL-Behavioral" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192331 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192332 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-Behavioral " "Found design unit 1: IR-Behavioral" {  } { { "IR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192334 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-Behavioral " "Found design unit 1: ACC-Behavioral" {  } { { "ACC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC_TB-Behavioral " "Found design unit 1: ACC_TB-Behavioral" {  } { { "ACC_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC_TB " "Found entity 1: ACC_TB" {  } { { "ACC_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2IN-Behavioral " "Found design unit 1: MUX2IN-Behavioral" {  } { { "MUX2IN.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192338 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2IN " "Found entity 1: MUX2IN" {  } { { "MUX2IN.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2op2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2op2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2OP2-Behavioral " "Found design unit 1: MUX2OP2-Behavioral" {  } { { "MUX2OP2.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2OP2 " "Found entity 1: MUX2OP2" {  } { { "MUX2OP2.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192343 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192345 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_tb.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bip_tb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BIP_TB " "Found entity 1: BIP_TB" {  } { { "BIP_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3X1_TB-Behavioral " "Found design unit 1: MUX3X1_TB-Behavioral" {  } { { "MUX3X1_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192348 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3X1_TB " "Found entity 1: MUX3X1_TB" {  } { { "MUX3X1_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_TB-Behavioral " "Found design unit 1: IR_TB-Behavioral" {  } { { "IR_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192350 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_TB " "Found entity 1: IR_TB" {  } { { "IR_TB.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/IR_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BIP " "Elaborating entity \"BIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659460192802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_EN_RAM BIP.vhd(143) " "Verilog HDL or VHDL warning at BIP.vhd(143): object \"w_EN_RAM\" assigned a value but never read" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659460192803 "|BIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_EN_ROM BIP.vhd(145) " "Verilog HDL or VHDL warning at BIP.vhd(145): object \"w_EN_ROM\" assigned a value but never read" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659460192803 "|BIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U01 " "Elaborating entity \"PLL\" for hierarchy \"PLL:U01\"" {  } { { "BIP.vhd" "U01" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U01\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U01\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U01\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U01\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U01\|altpll:altpll_component " "Instantiated megafunction \"PLL:U01\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460192863 ""}  } { { "PLL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659460192863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460192930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U01\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U01\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:uCONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:uCONTROL\"" {  } { { "BIP.vhd" "uCONTROL" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:uPC " "Elaborating entity \"PC\" for hierarchy \"PC:uPC\"" {  } { { "BIP.vhd" "uPC" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:uIR " "Elaborating entity \"IR\" for hierarchy \"IR:uIR\"" {  } { { "BIP.vhd" "uIR" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2IN MUX2IN:uMUX2IN " "Elaborating entity \"MUX2IN\" for hierarchy \"MUX2IN:uMUX2IN\"" {  } { { "BIP.vhd" "uMUX2IN" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_B MUX2IN.vhd(20) " "VHDL Process Statement warning at MUX2IN.vhd(20): signal \"i_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX2IN.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192939 "|BIP|MUX2IN:uMUX2IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_A MUX2IN.vhd(22) " "VHDL Process Statement warning at MUX2IN.vhd(22): signal \"i_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX2IN.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2IN.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192939 "|BIP|MUX2IN:uMUX2IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3X1 MUX3X1:uMUX3X1 " "Elaborating entity \"MUX3X1\" for hierarchy \"MUX3X1:uMUX3X1\"" {  } { { "BIP.vhd" "uMUX3X1" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_A MUX3X1.vhd(21) " "VHDL Process Statement warning at MUX3X1.vhd(21): signal \"i_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_B MUX3X1.vhd(22) " "VHDL Process Statement warning at MUX3X1.vhd(22): signal \"i_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_C MUX3X1.vhd(23) " "VHDL Process Statement warning at MUX3X1.vhd(23): signal \"i_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Q MUX3X1.vhd(18) " "VHDL Process Statement warning at MUX3X1.vhd(18): inferring latch(es) for signal or variable \"o_Q\", which holds its previous value in one or more paths through the process" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[0\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[0\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[1\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[1\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[2\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[2\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[3\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[3\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[4\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[4\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[5\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[5\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[6\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[6\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192941 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[7\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[7\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[8\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[8\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[9\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[9\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[10\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[10\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[11\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[11\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[12\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[12\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[13\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[13\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[14\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[14\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Q\[15\] MUX3X1.vhd(18) " "Inferred latch for \"o_Q\[15\]\" at MUX3X1.vhd(18)" {  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 "|BIP|MUX3X1:uMUX3X1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:uACC " "Elaborating entity \"ACC\" for hierarchy \"ACC:uACC\"" {  } { { "BIP.vhd" "uACC" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_ACC ACC.vhd(35) " "VHDL Process Statement warning at ACC.vhd(35): signal \"w_ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ACC.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ACC.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192943 "|BIP|ACC:uACC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2OP2 MUX2OP2:uMUX2OP2 " "Elaborating entity \"MUX2OP2\" for hierarchy \"MUX2OP2:uMUX2OP2\"" {  } { { "BIP.vhd" "uMUX2OP2" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192944 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_B MUX2OP2.vhd(20) " "VHDL Process Statement warning at MUX2OP2.vhd(20): signal \"i_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX2OP2.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192945 "|BIP|MUX2OP2:uMUX2OP2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_A MUX2OP2.vhd(22) " "VHDL Process Statement warning at MUX2OP2.vhd(22): signal \"i_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX2OP2.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX2OP2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659460192945 "|BIP|MUX2OP2:uMUX2OP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:uULA " "Elaborating entity \"ula\" for hierarchy \"ula:uULA\"" {  } { { "BIP.vhd" "uULA" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U02 " "Elaborating entity \"ROM\" for hierarchy \"ROM:U02\"" {  } { { "BIP.vhd" "U02" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460192954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:U02\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:U02\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U02\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:U02\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U02\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:U02\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.hex " "Parameter \"init_file\" = \"ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193065 ""}  } { { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659460193065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53r3 " "Found entity 1: altsyncram_53r3" {  } { { "db/altsyncram_53r3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460193132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460193132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53r3 ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated " "Elaborating entity \"altsyncram_53r3\" for hierarchy \"ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U03 " "Elaborating entity \"RAM\" for hierarchy \"RAM:U03\"" {  } { { "BIP.vhd" "U03" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:U03\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:U03\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U03\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:U03\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U03\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:U03\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659460193214 ""}  } { { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659460193214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ep3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ep3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ep3 " "Found entity 1: altsyncram_6ep3" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659460193279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460193279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ep3 RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated " "Elaborating entity \"altsyncram_6ep3\" for hierarchy \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460193279 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:U03\|altsyncram:altsyncram_component\|altsyncram_6ep3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_6ep3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_6ep3.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/RAM.vhd" 62 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193383 "|BIP|RAM:U03|altsyncram:altsyncram_component|altsyncram_6ep3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1659460193383 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1659460193383 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_53r3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 60 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193588 "|BIP|ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:U02\|altsyncram:altsyncram_component\|altsyncram_53r3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_53r3.tdf" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/db/altsyncram_53r3.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/ROM.vhd" 60 0 0 } } { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 243 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460193588 "|BIP|ROM:U02|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1659460193588 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1659460193588 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659460193849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[0\] " "Latch MUX3X1:uMUX3X1\|o_Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[1\] " "Latch MUX3X1:uMUX3X1\|o_Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[2\] " "Latch MUX3X1:uMUX3X1\|o_Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[3\] " "Latch MUX3X1:uMUX3X1\|o_Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[4\] " "Latch MUX3X1:uMUX3X1\|o_Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[5\] " "Latch MUX3X1:uMUX3X1\|o_Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193923 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[6\] " "Latch MUX3X1:uMUX3X1\|o_Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193924 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[7\] " "Latch MUX3X1:uMUX3X1\|o_Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193924 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[8\] " "Latch MUX3X1:uMUX3X1\|o_Q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193924 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX3X1:uMUX3X1\|o_Q\[9\] " "Latch MUX3X1:uMUX3X1\|o_Q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:uCONTROL\|o_SEL_OP1\[1\] " "Ports D and ENA on the latch are fed by the same signal CONTROL:uCONTROL\|o_SEL_OP1\[1\]" {  } { { "CONTROL.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/CONTROL.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1659460193924 ""}  } { { "MUX3X1.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1659460193924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659460194041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659460194433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659460194643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659460194643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[9\] " "No output dependent on input pin \"i_SWITCHS\[9\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[8\] " "No output dependent on input pin \"i_SWITCHS\[8\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[7\] " "No output dependent on input pin \"i_SWITCHS\[7\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[6\] " "No output dependent on input pin \"i_SWITCHS\[6\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[5\] " "No output dependent on input pin \"i_SWITCHS\[5\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[4\] " "No output dependent on input pin \"i_SWITCHS\[4\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[3\] " "No output dependent on input pin \"i_SWITCHS\[3\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[2\] " "No output dependent on input pin \"i_SWITCHS\[2\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[1\] " "No output dependent on input pin \"i_SWITCHS\[1\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SWITCHS\[0\] " "No output dependent on input pin \"i_SWITCHS\[0\]\"" {  } { { "BIP.vhd" "" { Text "D:/UFSC/2022.1/VHDL/Trabalho Final/BIP/BIP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659460194710 "|BIP|i_SWITCHS[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659460194710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659460194711 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659460194711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659460194711 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659460194711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659460194711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659460194711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659460194754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  2 14:09:54 2022 " "Processing ended: Tue Aug  2 14:09:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659460194754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659460194754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659460194754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659460194754 ""}
