HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SlowFast
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Bclk which controls 7 sequential elements including synchronizer.sync. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(111);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/111||synchronizer.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\p2b\hdl\synchronizer.v'/linenumber/24
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Aclk which controls 6 sequential elements including shiftRegister.data_out[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(112);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/112||shiftregister.v(7);liberoaction://cross_probe/hdl/file/'c:\microsemi_prj\hw8\p2b\hdl\shiftregister.v'/linenumber/7
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||SlowFast.srr(238);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/238||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||SlowFast.srr(239);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/239||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||SlowFast.srr(255);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/255||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||SlowFast.srr(257);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p2b\synthesis\SlowFast.srr'/linenumber/257||null;null
Implementation;Compile;RootName:SlowFast
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||SlowFast_compile_log.rpt;liberoaction://open_report/file/SlowFast_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:SlowFast
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||SlowFast_placeroute_log.rpt;liberoaction://open_report/file/SlowFast_placeroute_log.rpt||(null);(null)
