$date
	Mon Mar 24 09:58:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_spi_flash_controller $end
$var wire 1 ! o_SPI_MOSI $end
$var wire 1 " o_SPI_CS $end
$var wire 1 # o_SPI_CLK $end
$var wire 1 $ o_MemoryReady $end
$var wire 8 % o_DATA [7:0] $end
$var reg 1 & clk $end
$var reg 16 ' i_ADDRESS_BUS [15:0] $end
$var reg 1 ( i_RW $end
$var reg 1 ) i_SPI_MISO $end
$var reg 1 * reset $end
$var reg 1 + spi_ce $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 16 , i_ADDRESS_BUS [15:0] $end
$var wire 8 - i_DataBus [7:0] $end
$var wire 1 ( i_RW $end
$var wire 1 ) i_SPI_MISO $end
$var wire 1 * reset $end
$var wire 1 + spi_ce $end
$var wire 8 . spi_read_command [7:0] $end
$var wire 8 / spi_write_command [7:0] $end
$var reg 6 0 bit_counter [5:0] $end
$var reg 1 1 clock_delay $end
$var reg 24 2 last_spi_address [23:0] $end
$var reg 1 $ o_MemoryReady $end
$var reg 1 # o_SPI_CLK $end
$var reg 1 " o_SPI_CS $end
$var reg 1 ! o_SPI_MOSI $end
$var reg 8 3 o_spi_data [7:0] $end
$var reg 24 4 spi_address [23:0] $end
$var reg 8 5 spi_datawrite [7:0] $end
$var reg 1 6 spi_read_active $end
$var reg 1 7 spi_write_active $end
$upscope $end
$scope task spi_flash_read $end
$var reg 16 8 address [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
07
06
b0 5
b0 4
bx 3
b0 2
01
b0 0
b10 /
b11 .
bz -
b0 ,
0+
x*
0)
1(
b0 '
0&
bx %
x$
x#
x"
x!
$end
#6
1"
1$
0#
z!
1&
#12
0&
#18
1&
#24
0&
#30
1&
#36
0&
#42
1&
#48
0&
#54
1&
#60
0&
#66
1&
#72
0&
#78
1&
#84
0&
#90
1&
#96
0&
#100
1*
b11101010101010 8
#102
1&
#108
0&
#110
0*
#114
b0 %
b0 3
1&
#120
0&
1*
#126
1&
#132
0&
#138
1&
#144
0&
b11101010101010 '
b11101010101010 ,
1+
#150
b101010101010 4
1&
#156
0&
#162
b101010101010 2
16
1&
#168
0&
#174
0!
11
0$
0"
1&
#180
0&
#186
b1 0
1#
1&
#192
0&
#198
0#
1&
#204
0&
#210
b10 0
1#
1&
#216
0&
#222
0#
1&
#228
0&
#234
b11 0
1#
1&
#240
0&
#246
0#
1&
#252
0&
#258
b100 0
1#
1&
#264
0&
#270
0#
1&
#276
0&
#282
b101 0
1#
1&
#288
0&
#294
0#
1&
#300
0&
#306
b110 0
1#
1&
#312
0&
#318
1!
0#
1&
#324
0&
#330
b111 0
1#
1&
#336
0&
#342
0#
1&
#348
0&
#354
b1000 0
1#
1&
#360
0&
#366
0!
0#
1&
#372
0&
#378
b1001 0
1#
1&
#384
0&
#390
0#
1&
#396
0&
#402
b1010 0
1#
1&
#408
0&
#414
0#
1&
#420
0&
#426
b1011 0
1#
1&
#432
0&
#438
0#
1&
#444
0&
#450
b1100 0
1#
1&
#456
0&
#462
0#
1&
#468
0&
#474
b1101 0
1#
1&
#480
0&
#486
0#
1&
#492
0&
#498
b1110 0
1#
1&
#504
0&
#510
0#
1&
#516
0&
#522
b1111 0
1#
1&
#528
0&
#534
0#
1&
#540
0&
#546
b10000 0
1#
1&
#552
0&
#558
0#
1&
#564
0&
#570
b10001 0
1#
1&
#576
0&
#582
0#
1&
#588
0&
#594
b10010 0
1#
1&
#600
0&
#606
0#
1&
#612
0&
#618
b10011 0
1#
1&
#624
0&
#630
0#
1&
#636
0&
#642
b10100 0
1#
1&
#648
0&
#654
1!
0#
1&
#660
0&
#666
b10101 0
1#
1&
#672
0&
#678
0!
0#
1&
#684
0&
#690
b10110 0
1#
1&
#696
0&
#702
1!
0#
1&
#708
0&
#714
b10111 0
1#
1&
#720
0&
#726
0!
0#
1&
#732
0&
#738
b11000 0
1#
1&
#744
0&
#750
1!
0#
1&
#756
0&
#762
b11001 0
1#
1&
#768
0&
#774
0!
0#
1&
#780
0&
#786
b11010 0
1#
1&
#792
0&
#798
1!
0#
1&
#804
0&
#810
b11011 0
1#
1&
#816
0&
#822
0!
0#
1&
#828
0&
#834
b11100 0
1#
1&
#840
0&
#846
1!
0#
1&
#852
0&
#858
b11101 0
1#
1&
#864
0&
#870
0!
0#
1&
#876
0&
#882
b11110 0
1#
1&
#888
0&
#894
1!
0#
1&
#900
0&
#906
b11111 0
1#
1&
#912
0&
#918
0!
0#
1&
#924
0&
#930
b100000 0
1#
1&
#936
0&
#942
0#
1&
1)
#948
0&
#954
b100001 0
b10000000 %
b10000000 3
1#
1&
#960
0&
#966
0#
1&
#972
0&
#978
b100010 0
b11000000 %
b11000000 3
1#
1&
#984
0&
#990
0#
1&
#996
0&
#1002
b100011 0
b11100000 %
b11100000 3
1#
1&
#1008
0&
#1014
0#
1&
#1020
0&
#1026
b100100 0
b11110000 %
b11110000 3
1#
1&
#1032
0&
#1038
0#
1&
#1044
0&
#1050
b100101 0
b11111000 %
b11111000 3
1#
1&
#1056
0&
#1062
0#
1&
0)
#1068
0&
#1074
b100110 0
1#
1&
#1080
0&
#1086
0#
1&
1)
#1092
0&
#1098
b100111 0
b11111010 %
b11111010 3
1#
1&
#1104
0&
#1110
0#
1&
0(
0+
0)
#1116
0&
#1122
b101000 0
1#
1&
#1128
0&
#1134
06
0#
1&
#1140
0&
#1146
1"
1$
z!
1&
#1152
0&
#1158
1&
#1164
0&
#1170
1&
#1176
0&
#1182
1&
#1188
0&
#1194
1&
#1200
0&
#1206
1&
#1210
