

================================================================
== Vivado HLS Report for 'rozmycie'
================================================================
* Date:           Wed Jan 22 10:55:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Rozmycie_Gaussa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  927928|  927928|  927928|  927928|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- OUT_LOOP  |  927927|  927927|      1287|          -|          -|   721|    no    |
        | + IN_LOOP  |    1284|    1284|         5|          1|          1|  1281|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      -|      0|    314|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     99|
|Register         |        0|      -|    465|    128|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      5|    465|    541|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      6|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------------------+--------------------------------------------+--------------+
    |                    Instance                    |                   Module                   |  Expression  |
    +------------------------------------------------+--------------------------------------------+--------------+
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U9   |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U10  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U13  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1_U12  |filtr_Gauss_mac_muladd_6ns_8ns_14ns_15_1_1  | i0 * i1 + i2 |
    |filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1_U11  |filtr_Gauss_mac_muladd_7ns_8ns_14ns_15_1_1  | i0 + i1 * i2 |
    +------------------------------------------------+--------------------------------------------+--------------+

    * Memory: 
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buffer_val_0_U  |rozmycie_buffer_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    |buffer_val_1_U  |rozmycie_buffer_val_0  |        1|  0|   0|  1280|    8|     1|        10240|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                       |        2|  0|   0|  2560|   16|     2|        20480|
    +----------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_2_2_i_fu_575_p2             |     +    |      0|  0|  16|          16|          16|
    |i_1_fu_215_p2                     |     +    |      0|  0|  14|          10|           1|
    |j_fu_255_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp5_fu_553_p2                    |     +    |      0|  0|  21|          15|          15|
    |tmp8_fu_569_p2                    |     +    |      0|  0|  16|          16|          16|
    |grp_fu_599_p2                     |     -    |      0|  0|  19|          14|          14|
    |grp_fu_607_p2                     |     -    |      0|  0|  19|          14|          14|
    |grp_fu_631_p2                     |     -    |      0|  0|  19|          14|          14|
    |ret_V_1_2_i_fu_451_p2             |     -    |      0|  0|  19|          14|          14|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state4     |    and   |      0|  0|   2|           1|           1|
    |or_cond5_fu_541_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond6_fu_295_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_533_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_537_p2                    |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_209_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_249_p2                |   icmp   |      0|  0|  13|          11|          11|
    |icmp1_fu_283_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_237_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |tmp_2_fu_243_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |tmp_4_fu_261_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_221_p2                     |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_289_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |okno_val_0_0_fu_372_p3            |  select  |      0|  0|   8|           1|           8|
    |okno_val_1_0_fu_365_p3            |  select  |      0|  0|   8|           1|           8|
    |okno_val_2_0_fu_358_p3            |  select  |      0|  0|   8|           1|           8|
    |tmp_12_fu_591_p3                  |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 314|         222|         195|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |col_assign_reg_198           |   9|          2|   11|         22|
    |i_reg_187                    |   9|          2|   10|         20|
    |img_in_data_stream_V_blk_n   |   9|          2|    1|          2|
    |img_out_data_stream_V_blk_n  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  99|         21|   28|         59|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |buffer_val_0_addr_reg_744  |  11|   0|   11|          0|
    |buffer_val_1_addr_reg_738  |  11|   0|   11|          0|
    |col_assign_reg_198         |  11|   0|   11|          0|
    |exitcond_reg_721           |   1|   0|    1|          0|
    |i_1_reg_701                |  10|   0|   10|          0|
    |i_reg_187                  |  10|   0|   10|          0|
    |icmp1_reg_750              |   1|   0|    1|          0|
    |icmp_reg_711               |   1|   0|    1|          0|
    |okno_val_0_0_1_fu_120      |   8|   0|    8|          0|
    |okno_val_0_0_s_fu_104      |   8|   0|    8|          0|
    |okno_val_0_1_s_fu_108      |   8|   0|    8|          0|
    |okno_val_1_0_s_fu_112      |   8|   0|    8|          0|
    |okno_val_1_1_s_fu_116      |   8|   0|    8|          0|
    |okno_val_2_0_s_fu_124      |   8|   0|    8|          0|
    |okno_val_2_1_s_fu_128      |   8|   0|    8|          0|
    |or_cond6_reg_755           |   1|   0|    1|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp10_reg_774              |  15|   0|   15|          0|
    |tmp1_1_fu_100              |   8|   0|   32|         24|
    |tmp2_1_fu_96               |   8|   0|   32|         24|
    |tmp6_reg_759               |  14|   0|   14|          0|
    |tmp7_reg_764               |  14|   0|   14|          0|
    |tmp9_reg_769               |  15|   0|   15|          0|
    |tmp_12_reg_779             |   8|   0|    8|          0|
    |tmp_2_reg_716              |   1|   0|    1|          0|
    |tmp_4_reg_730              |   1|   0|    1|          0|
    |tmp_reg_706                |   1|   0|    1|          0|
    |exitcond_reg_721           |  64|  32|    1|          0|
    |icmp1_reg_750              |  64|  32|    1|          0|
    |or_cond6_reg_755           |  64|  32|    1|          0|
    |tmp_4_reg_730              |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 465| 128|  261|         48|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_out                     | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_write                   | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|img_in_data_stream_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_out_data_stream_V_din     | out |    8|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_write   | out |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

