

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2'
================================================================
* Date:           Thu Apr 27 10:40:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.408 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |      514|      514|        20|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 5, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha"   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 31 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_19_3"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 34 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp_ln15 = icmp_eq  i7 %indvar_flatten_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.37ns)   --->   "%add_ln15_9 = add i7 %indvar_flatten_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 37 'add' 'add_ln15_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc25, void %VITIS_LOOP_26_6.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 38 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%add_ln15 = add i4 %i_2, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 40 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.08ns)   --->   "%icmp_ln16 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 41 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.66ns)   --->   "%select_ln15 = select i1 %icmp_ln16, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 42 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 43 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.37ns)   --->   "%add_ln20_17 = add i7 %zext_ln18_3, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 44 'add' 'add_ln20_17' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%store_ln16 = store i7 %add_ln15_9, i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 45 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_2, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_2, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %tmp_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.37ns)   --->   "%add_ln20_9 = add i7 %tmp_1, i7 %zext_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 49 'add' 'add_ln20_9' <Predicate = (!icmp_ln16)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln15, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln15, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 52 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %tmp_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 53 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.37ns)   --->   "%add_ln20_10 = add i7 %tmp_3, i7 %zext_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 54 'add' 'add_ln20_10' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.66ns)   --->   "%select_ln15_1 = select i1 %icmp_ln16, i4 %add_ln15, i4 %i_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 55 'select' 'select_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.66ns)   --->   "%select_ln15_2 = select i1 %icmp_ln16, i7 %add_ln20_10, i7 %add_ln20_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 56 'select' 'select_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.37ns)   --->   "%add_ln15_6 = add i7 %select_ln15_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 57 'add' 'add_ln15_6' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.37ns)   --->   "%add_ln15_7 = add i7 %select_ln15_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 58 'add' 'add_ln15_7' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln20_18 = zext i7 %add_ln20_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 59 'zext' 'zext_ln20_18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln20_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 60 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 61 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln20_19 = zext i7 %tmp_7_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 62 'zext' 'zext_ln20_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln20_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 63 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.37ns)   --->   "%add_ln20_18 = add i7 %zext_ln18_3, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 64 'add' 'add_ln20_18' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (2.66ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 65 'load' 'B_load_7' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 66 [2/2] (2.66ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 66 'load' 'B_load_8' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 67 [1/1] (1.32ns)   --->   "%add_ln16 = add i4 %select_ln15, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 67 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.02ns)   --->   "%store_ln16 = store i4 %select_ln15_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 68 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.02>
ST_2 : Operation 69 [1/1] (1.02ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 69 'store' 'store_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln20_9 = zext i7 %add_ln15_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 70 'zext' 'zext_ln20_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln20_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 71 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.66ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 72 'load' 'A_load_7' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln20_10 = zext i7 %add_ln15_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 73 'zext' 'zext_ln20_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln20_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 74 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (2.66ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 75 'load' 'A_load_8' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 76 [1/1] (1.37ns)   --->   "%add_ln15_8 = add i7 %select_ln15_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 76 'add' 'add_ln15_8' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 77 'zext' 'j_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 78 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i4 %select_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 79 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 80 'getelementptr' 'B_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.33ns)   --->   "%add_ln20_11 = add i5 %zext_ln18_2, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 81 'add' 'add_ln20_11' <Predicate = (!icmp_ln15)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.35ns)   --->   "%add_ln20_12 = add i6 %zext_ln18_1, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 82 'add' 'add_ln20_12' <Predicate = (!icmp_ln15)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln20_20 = zext i7 %add_ln20_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 83 'zext' 'zext_ln20_20' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln20_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 84 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.66ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 85 'load' 'B_load' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 86 [1/2] (2.66ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 86 'load' 'B_load_7' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 87 [1/2] (2.66ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 87 'load' 'B_load_8' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [2/2] (2.66ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 88 'load' 'B_load_9' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 89 [1/2] (2.66ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 89 'load' 'A_load_7' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 90 [1/2] (2.66ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 90 'load' 'A_load_8' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln20_11 = zext i7 %add_ln15_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 91 'zext' 'zext_ln20_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln20_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 92 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (2.66ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 93 'load' 'A_load_9' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln20_12 = zext i5 %add_ln20_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 94 'zext' 'zext_ln20_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln20_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 95 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln20_13 = zext i6 %add_ln20_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 96 'zext' 'zext_ln20_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln20_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 97 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.35ns)   --->   "%add_ln20_13 = add i6 %zext_ln18_1, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 98 'add' 'add_ln20_13' <Predicate = (!icmp_ln15)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.35ns)   --->   "%add_ln20_14 = add i6 %zext_ln18_1, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 99 'add' 'add_ln20_14' <Predicate = (!icmp_ln15)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 100 'load' 'B_load' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 101 [2/2] (2.66ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 101 'load' 'B_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 102 [2/2] (2.66ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 102 'load' 'B_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 103 [5/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 103 'mul' 'mul_ln20_14' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [5/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 104 'mul' 'mul_ln20_16' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (2.66ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 105 'load' 'B_load_9' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 106 [1/2] (2.66ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 106 'load' 'A_load_9' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln20_14 = zext i6 %add_ln20_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 107 'zext' 'zext_ln20_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln20_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 108 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln20_15 = zext i6 %add_ln20_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 109 'zext' 'zext_ln20_15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln20_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 110 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.37ns)   --->   "%add_ln20_15 = add i7 %zext_ln18_3, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 111 'add' 'add_ln20_15' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.37ns)   --->   "%add_ln20_16 = add i7 %zext_ln18_3, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 112 'add' 'add_ln20_16' <Predicate = (!icmp_ln15)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [5/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 113 'mul' 'mul_ln20' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (2.66ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 114 'load' 'B_load_1' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 115 [1/2] (2.66ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 115 'load' 'B_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 116 [2/2] (2.66ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 116 'load' 'B_load_3' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 117 [2/2] (2.66ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 117 'load' 'B_load_4' <Predicate = (!icmp_ln15)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 118 [4/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 118 'mul' 'mul_ln20_14' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [4/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 119 'mul' 'mul_ln20_16' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [5/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 120 'mul' 'mul_ln20_18' <Predicate = (!icmp_ln15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln20_16 = zext i7 %add_ln20_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 121 'zext' 'zext_ln20_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln20_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 122 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln20_17 = zext i7 %add_ln20_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 123 'zext' 'zext_ln20_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln20_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 124 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [4/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 125 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [5/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 126 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [5/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 127 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/2] (2.66ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 128 'load' 'B_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 129 [1/2] (2.66ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 129 'load' 'B_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 130 [2/2] (2.66ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 130 'load' 'B_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 131 [2/2] (2.66ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 131 'load' 'B_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 132 [3/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 132 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [3/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 133 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [4/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 134 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i7 %select_ln15_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 135 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln20_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 136 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (2.66ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 137 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln15 = or i7 %select_ln15_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 138 'or' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i7 %or_ln15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 139 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln20_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 140 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.66ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 141 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 142 [3/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 142 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [4/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 143 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [4/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 144 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [5/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 145 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [5/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 146 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (2.66ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 147 'load' 'B_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 148 [1/2] (2.66ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 148 'load' 'B_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 149 [2/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 149 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [2/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 150 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [3/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 151 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 152 [1/2] (2.66ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 152 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 153 [1/2] (2.66ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 153 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 154 [1/1] (1.37ns)   --->   "%add_ln15_1 = add i7 %select_ln15_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 154 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [2/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 155 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [3/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 156 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [3/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 157 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [4/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 158 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [4/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 159 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [5/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 160 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [5/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 161 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/5] (3.34ns)   --->   "%mul_ln20_14 = mul i32 %B_load_7, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 162 'mul' 'mul_ln20_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/5] (3.34ns)   --->   "%mul_ln20_16 = mul i32 %B_load_8, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 163 'mul' 'mul_ln20_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 164 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i7 %add_ln15_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 165 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln20_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 166 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [2/2] (2.66ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 167 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 168 [1/1] (1.37ns)   --->   "%add_ln15_2 = add i7 %select_ln15_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 168 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (1.37ns)   --->   "%add_ln15_3 = add i7 %select_ln15_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 169 'add' 'add_ln15_3' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/5] (3.34ns)   --->   "%mul_ln20 = mul i32 %B_load, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 170 'mul' 'mul_ln20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [2/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 171 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [2/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 172 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 173 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 174 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [4/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 175 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [4/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 176 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [5/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 177 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [5/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 178 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/5] (3.34ns)   --->   "%mul_ln20_18 = mul i32 %B_load_9, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 179 'mul' 'mul_ln20_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln15_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 180 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln15_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 181 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %tmp_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 182 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i7 %tmp_5, i7 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 183 'add' 'add_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 184 [1/2] (2.66ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 184 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i7 %add_ln15_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 185 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln20_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 186 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (2.66ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 187 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i7 %add_ln15_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 188 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln20_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 189 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [2/2] (2.66ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 190 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_10 : Operation 191 [1/1] (1.37ns)   --->   "%add_ln15_4 = add i7 %select_ln15_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 191 'add' 'add_ln15_4' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (1.37ns)   --->   "%add_ln15_5 = add i7 %select_ln15_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 192 'add' 'add_ln15_5' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln18_1 = add i7 %add_ln18, i7 %zext_ln18_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 193 'add' 'add_ln18_1' <Predicate = true> <Delay = 2.35> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 194 [5/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 194 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/5] (3.34ns)   --->   "%mul_ln20_2 = mul i32 %B_load_1, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 195 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/5] (3.34ns)   --->   "%mul_ln20_4 = mul i32 %B_load_2, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 196 'mul' 'mul_ln20_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [2/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 197 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [2/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 198 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [3/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 199 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [3/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 200 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [4/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 201 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [4/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 202 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [5/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 203 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 204 [1/2] (2.66ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 204 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 205 [1/2] (2.66ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 205 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i7 %add_ln15_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 206 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln20_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 207 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [2/2] (2.66ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 208 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i7 %add_ln15_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 209 'zext' 'zext_ln20_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln20_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 210 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (2.66ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 211 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 212 [4/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 212 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [5/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 213 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [5/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 214 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/5] (3.34ns)   --->   "%mul_ln20_6 = mul i32 %B_load_3, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 215 'mul' 'mul_ln20_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/5] (3.34ns)   --->   "%mul_ln20_8 = mul i32 %B_load_4, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 216 'mul' 'mul_ln20_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [2/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 217 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [2/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 218 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [3/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 219 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [3/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 220 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [4/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 221 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 222 [1/2] (2.66ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 222 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 223 [1/2] (2.66ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:15]   --->   Operation 223 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 224 [3/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 224 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [4/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 225 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [4/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 226 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [5/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 227 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [5/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 228 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/5] (3.34ns)   --->   "%mul_ln20_10 = mul i32 %B_load_5, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 229 'mul' 'mul_ln20_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/5] (3.34ns)   --->   "%mul_ln20_12 = mul i32 %B_load_6, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 230 'mul' 'mul_ln20_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [2/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 231 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [2/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 232 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [3/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 233 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 234 [2/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 234 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [3/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 235 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [3/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 236 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [4/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 237 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [4/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 238 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [5/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 239 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [5/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 240 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/5] (3.34ns)   --->   "%mul_ln20_15 = mul i32 %mul_ln20_14, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 241 'mul' 'mul_ln20_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/5] (3.34ns)   --->   "%mul_ln20_17 = mul i32 %mul_ln20_16, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 242 'mul' 'mul_ln20_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [2/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 243 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 244 [1/5] (3.34ns)   --->   "%mul_ln20_1 = mul i32 %mul_ln20, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 244 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [2/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 245 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [2/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 246 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 247 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [3/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 248 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [4/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 249 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [4/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 250 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/5] (3.34ns)   --->   "%mul_ln20_19 = mul i32 %mul_ln20_18, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 251 'mul' 'mul_ln20_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 252 [1/5] (3.34ns)   --->   "%mul_ln20_3 = mul i32 %mul_ln20_2, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 252 'mul' 'mul_ln20_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/5] (3.34ns)   --->   "%mul_ln20_5 = mul i32 %mul_ln20_4, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 253 'mul' 'mul_ln20_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [2/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 254 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [2/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 255 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [3/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 256 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [3/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 257 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_5 = add i32 %mul_ln20_17, i32 %mul_ln20_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 258 'add' 'add_ln20_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 259 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln20_6 = add i32 %add_ln20_5, i32 %mul_ln20_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 259 'add' 'add_ln20_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 281 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 260 [1/5] (3.34ns)   --->   "%mul_ln20_7 = mul i32 %mul_ln20_6, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 260 'mul' 'mul_ln20_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/5] (3.34ns)   --->   "%mul_ln20_9 = mul i32 %mul_ln20_8, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 261 'mul' 'mul_ln20_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [2/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 262 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [2/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 263 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/1] (1.78ns)   --->   "%add_ln20 = add i32 %mul_ln20_3, i32 %mul_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 264 'add' 'add_ln20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 265 [1/5] (3.34ns)   --->   "%mul_ln20_11 = mul i32 %mul_ln20_10, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 265 'mul' 'mul_ln20_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/5] (3.34ns)   --->   "%mul_ln20_13 = mul i32 %mul_ln20_12, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 266 'mul' 'mul_ln20_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_1 = add i32 %mul_ln20_7, i32 %mul_ln20_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 267 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 268 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln20_2 = add i32 %add_ln20_1, i32 %mul_ln20_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 268 'add' 'add_ln20_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.77>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_4 = add i32 %mul_ln20_11, i32 %mul_ln20_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 269 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 270 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln20_7 = add i32 %add_ln20_6, i32 %add_ln20_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 270 'add' 'add_ln20_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20_3 = add i32 %add_ln20_2, i32 %add_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 271 'add' 'add_ln20_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 272 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln20_8 = add i32 %add_ln20_7, i32 %add_ln20_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 272 'add' 'add_ln20_8' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 2.66>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_str"   --->   Operation 273 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 274 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 275 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i7 %add_ln18_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 276 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln18_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:18]   --->   Operation 277 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13]   --->   Operation 278 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (2.66ns)   --->   "%store_ln20 = store i32 %add_ln20_8, i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20]   --->   Operation 279 'store' 'store_ln20' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_19_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:16]   --->   Operation 280 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 011000000000000000000]
i                   (alloca           ) [ 011000000000000000000]
indvar_flatten      (alloca           ) [ 010000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000000000000]
alpha_read          (read             ) [ 011111111111100000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
store_ln0           (store            ) [ 000000000000000000000]
br_ln0              (br               ) [ 000000000000000000000]
i_2                 (load             ) [ 001000000000000000000]
indvar_flatten_load (load             ) [ 000000000000000000000]
icmp_ln15           (icmp             ) [ 011111111111111100000]
add_ln15_9          (add              ) [ 000000000000000000000]
br_ln15             (br               ) [ 000000000000000000000]
j_load              (load             ) [ 000000000000000000000]
add_ln15            (add              ) [ 001000000000000000000]
icmp_ln16           (icmp             ) [ 001000000000000000000]
select_ln15         (select           ) [ 001100000000000000000]
zext_ln18_3         (zext             ) [ 011111111110000000000]
add_ln20_17         (add              ) [ 001000000000000000000]
store_ln16          (store            ) [ 000000000000000000000]
tmp_1               (bitconcatenate   ) [ 000000000000000000000]
tmp_2               (bitconcatenate   ) [ 000000000000000000000]
zext_ln20           (zext             ) [ 000000000000000000000]
add_ln20_9          (add              ) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
tmp_3               (bitconcatenate   ) [ 000000000000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000000000000]
zext_ln20_1         (zext             ) [ 000000000000000000000]
add_ln20_10         (add              ) [ 000000000000000000000]
select_ln15_1       (select           ) [ 011111111110000000000]
select_ln15_2       (select           ) [ 011111111110000000000]
add_ln15_6          (add              ) [ 000100000000000000000]
add_ln15_7          (add              ) [ 000100000000000000000]
zext_ln20_18        (zext             ) [ 000000000000000000000]
B_addr_7            (getelementptr    ) [ 000100000000000000000]
tmp_7_cast          (bitconcatenate   ) [ 000000000000000000000]
zext_ln20_19        (zext             ) [ 000000000000000000000]
B_addr_8            (getelementptr    ) [ 000100000000000000000]
add_ln20_18         (add              ) [ 000100000000000000000]
add_ln16            (add              ) [ 000000000000000000000]
store_ln16          (store            ) [ 000000000000000000000]
store_ln16          (store            ) [ 000000000000000000000]
zext_ln20_9         (zext             ) [ 000000000000000000000]
A_addr_7            (getelementptr    ) [ 000010000000000000000]
zext_ln20_10        (zext             ) [ 000000000000000000000]
A_addr_8            (getelementptr    ) [ 000010000000000000000]
add_ln15_8          (add              ) [ 000010000000000000000]
j_cast              (zext             ) [ 000000000000000000000]
zext_ln18_1         (zext             ) [ 000010000000000000000]
zext_ln18_2         (zext             ) [ 000000000000000000000]
B_addr              (getelementptr    ) [ 000010000000000000000]
add_ln20_11         (add              ) [ 000010000000000000000]
add_ln20_12         (add              ) [ 000010000000000000000]
zext_ln20_20        (zext             ) [ 000000000000000000000]
B_addr_9            (getelementptr    ) [ 000010000000000000000]
B_load_7            (load             ) [ 011111111000000000000]
B_load_8            (load             ) [ 011111111000000000000]
A_load_7            (load             ) [ 011111111111110000000]
A_load_8            (load             ) [ 011111111111110000000]
zext_ln20_11        (zext             ) [ 000000000000000000000]
A_addr_9            (getelementptr    ) [ 000001000000000000000]
zext_ln20_12        (zext             ) [ 000000000000000000000]
B_addr_1            (getelementptr    ) [ 000001000000000000000]
zext_ln20_13        (zext             ) [ 000000000000000000000]
B_addr_2            (getelementptr    ) [ 000001000000000000000]
add_ln20_13         (add              ) [ 000001000000000000000]
add_ln20_14         (add              ) [ 000001000000000000000]
B_load              (load             ) [ 011111111100000000000]
B_load_9            (load             ) [ 011111111100000000000]
A_load_9            (load             ) [ 011111111111111000000]
zext_ln20_14        (zext             ) [ 000000000000000000000]
B_addr_3            (getelementptr    ) [ 010000100000000000000]
zext_ln20_15        (zext             ) [ 000000000000000000000]
B_addr_4            (getelementptr    ) [ 010000100000000000000]
add_ln20_15         (add              ) [ 010000100000000000000]
add_ln20_16         (add              ) [ 010000100000000000000]
B_load_1            (load             ) [ 011111111110000000000]
B_load_2            (load             ) [ 011111111110000000000]
zext_ln20_16        (zext             ) [ 000000000000000000000]
B_addr_5            (getelementptr    ) [ 001000010000000000000]
zext_ln20_17        (zext             ) [ 000000000000000000000]
B_addr_6            (getelementptr    ) [ 001000010000000000000]
B_load_3            (load             ) [ 011111011111000000000]
B_load_4            (load             ) [ 011111011111000000000]
zext_ln20_2         (zext             ) [ 000000000000000000000]
A_addr              (getelementptr    ) [ 000100001000000000000]
or_ln15             (or               ) [ 000000000000000000000]
zext_ln20_3         (zext             ) [ 000000000000000000000]
A_addr_1            (getelementptr    ) [ 000100001000000000000]
B_load_5            (load             ) [ 011111001111100000000]
B_load_6            (load             ) [ 011111001111100000000]
A_load              (load             ) [ 011111000111111000000]
A_load_1            (load             ) [ 011111000111111100000]
add_ln15_1          (add              ) [ 000010000100000000000]
mul_ln20_14         (mul              ) [ 011111000111110000000]
mul_ln20_16         (mul              ) [ 011111000111110000000]
zext_ln20_4         (zext             ) [ 000000000000000000000]
A_addr_2            (getelementptr    ) [ 000001000010000000000]
add_ln15_2          (add              ) [ 000001000010000000000]
add_ln15_3          (add              ) [ 000001000010000000000]
mul_ln20            (mul              ) [ 011111000011111000000]
mul_ln20_18         (mul              ) [ 011111000011111000000]
tmp_5               (bitconcatenate   ) [ 000000000000000000000]
tmp_6               (bitconcatenate   ) [ 000000000000000000000]
zext_ln18           (zext             ) [ 000000000000000000000]
add_ln18            (add              ) [ 000000000000000000000]
A_load_2            (load             ) [ 011111000001111100000]
zext_ln20_5         (zext             ) [ 000000000000000000000]
A_addr_3            (getelementptr    ) [ 010000000001000000000]
zext_ln20_6         (zext             ) [ 000000000000000000000]
A_addr_4            (getelementptr    ) [ 010000000001000000000]
add_ln15_4          (add              ) [ 010000000001000000000]
add_ln15_5          (add              ) [ 010000000001000000000]
add_ln18_1          (add              ) [ 011111000001111111111]
mul_ln20_2          (mul              ) [ 011111000001111100000]
mul_ln20_4          (mul              ) [ 011111000001111100000]
A_load_3            (load             ) [ 011111000000111110000]
A_load_4            (load             ) [ 011111000000111110000]
zext_ln20_7         (zext             ) [ 000000000000000000000]
A_addr_5            (getelementptr    ) [ 001000000000100000000]
zext_ln20_8         (zext             ) [ 000000000000000000000]
A_addr_6            (getelementptr    ) [ 001000000000100000000]
mul_ln20_6          (mul              ) [ 011111000000111110000]
mul_ln20_8          (mul              ) [ 011111000000111110000]
A_load_5            (load             ) [ 011111000000011111000]
A_load_6            (load             ) [ 011111000000011111000]
mul_ln20_10         (mul              ) [ 011111000000011111000]
mul_ln20_12         (mul              ) [ 011111000000011111000]
mul_ln20_15         (mul              ) [ 000011000000001100000]
mul_ln20_17         (mul              ) [ 000011000000001100000]
mul_ln20_1          (mul              ) [ 010001000000000110000]
mul_ln20_19         (mul              ) [ 000001000000000100000]
mul_ln20_3          (mul              ) [ 010000000000000010000]
mul_ln20_5          (mul              ) [ 011000000000000011000]
add_ln20_5          (add              ) [ 000000000000000000000]
add_ln20_6          (add              ) [ 011100000000000011100]
mul_ln20_7          (mul              ) [ 001000000000000001000]
mul_ln20_9          (mul              ) [ 001000000000000001000]
add_ln20            (add              ) [ 001110000000000001110]
mul_ln20_11         (mul              ) [ 000100000000000000100]
mul_ln20_13         (mul              ) [ 000100000000000000100]
add_ln20_1          (add              ) [ 000000000000000000000]
add_ln20_2          (add              ) [ 000110000000000000110]
add_ln20_4          (add              ) [ 000000000000000000000]
add_ln20_7          (add              ) [ 000010000000000000010]
add_ln20_3          (add              ) [ 000000000000000000000]
add_ln20_8          (add              ) [ 000001000000000000001]
specloopname_ln0    (specloopname     ) [ 000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 000000000000000000000]
zext_ln18_4         (zext             ) [ 000000000000000000000]
tmp_addr            (getelementptr    ) [ 000000000000000000000]
specloopname_ln13   (specloopname     ) [ 000000000000000000000]
store_ln20          (store            ) [ 000000000000000000000]
br_ln16             (br               ) [ 000000000000000000000]
ret_ln0             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alpha">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_1_VITIS_LOOP_16_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="alpha_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_addr_7_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="B_addr_8_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_8/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
<pin id="134" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_7/2 B_load_8/2 B_load/3 B_load_9/3 B_load_1/4 B_load_2/4 B_load_3/5 B_load_4/5 B_load_5/6 B_load_6/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="A_addr_7_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
<pin id="152" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load_7/3 A_load_8/3 A_load_9/4 A_load/7 A_load_1/7 A_load_2/9 A_load_3/10 A_load_4/10 A_load_5/11 A_load_6/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="A_addr_8_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="B_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="B_addr_9_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_9/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_addr_9_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_addr_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="B_addr_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="B_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="B_addr_4_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="B_addr_5_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="B_addr_6_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="A_addr_1_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="A_addr_2_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="A_addr_3_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="A_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="A_addr_5_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="A_addr_6_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/20 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln20_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/20 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_2_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar_flatten_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln15_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln15_9_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_9/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln15_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln16_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln15_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln18_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln20_17_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_17/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln16_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="1"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="1"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln20_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln20_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_9/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="1"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="1"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln20_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln20_10_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_10/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln15_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="4" slack="1"/>
<pin id="425" dir="0" index="2" bw="4" slack="1"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln15_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln15_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln15_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_7/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln20_18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_18/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_7_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="1"/>
<pin id="454" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln20_19_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_19/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln20_18_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="0" index="1" bw="7" slack="0"/>
<pin id="465" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_18/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln16_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln16_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln16_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln20_9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_9/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln20_10_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_10/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln15_8_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="1"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_8/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="j_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="2"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln18_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="2"/>
<pin id="501" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln18_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="2"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln20_11_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_11/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln20_12_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_12/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln20_20_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_20/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln20_11_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_11/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln20_12_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_12/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln20_13_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_13/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln20_13_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="1"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_13/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln20_14_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_14/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="32" slack="3"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_14/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="3"/>
<pin id="550" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_16/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln20_14_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_14/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln20_15_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_15/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln20_15_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="4"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_15/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln20_16_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="4"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_16/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="4"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="4"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_18/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln20_16_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="7" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_16/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln20_17_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_17/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="5"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_2/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="5"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_4/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln20_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="5"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="or_ln15_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="5"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln20_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="6"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_6/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="6"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_8/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln15_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="6"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="7"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_10/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="7"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_12/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln20_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln15_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="7"/>
<pin id="634" dir="0" index="1" bw="3" slack="0"/>
<pin id="635" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln15_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="7"/>
<pin id="639" dir="0" index="1" bw="4" slack="0"/>
<pin id="640" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="5"/>
<pin id="645" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_15/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="5"/>
<pin id="649" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_17/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="8"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="8"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln18_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln18_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln20_5_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_5/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln20_6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_6/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln15_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="8"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln15_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="8"/>
<pin id="689" dir="0" index="1" bw="4" slack="0"/>
<pin id="690" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln18_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="9"/>
<pin id="695" dir="1" index="2" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="0" index="1" bw="32" slack="2"/>
<pin id="700" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_1/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="5"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_19/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln20_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_7/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln20_8_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_8/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="3"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_3/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="32" slack="1"/>
<pin id="720" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_5/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_7/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="0" index="1" bw="32" slack="1"/>
<pin id="728" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_9/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="0" index="1" bw="32" slack="1"/>
<pin id="732" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_11/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="1"/>
<pin id="736" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_13/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln20_5_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="2"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_5/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln20_6_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="2"/>
<pin id="744" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_6/15 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln20_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="2"/>
<pin id="749" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/16 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln20_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="1"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/17 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln20_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="2"/>
<pin id="757" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_2/17 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln20_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="1"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_4/18 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln20_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="3"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_7/18 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln20_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2"/>
<pin id="770" dir="0" index="1" bw="32" slack="3"/>
<pin id="771" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/19 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln20_8_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_8/19 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln18_4_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="10"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/20 "/>
</bind>
</comp>

<comp id="781" class="1005" name="j_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="0"/>
<pin id="783" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="788" class="1005" name="i_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="795" class="1005" name="indvar_flatten_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="802" class="1005" name="alpha_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="3"/>
<pin id="804" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="i_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln15_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln15_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="1"/>
<pin id="829" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="834" class="1005" name="icmp_ln16_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln15_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="849" class="1005" name="zext_ln18_3_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="1"/>
<pin id="851" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln20_17_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="1"/>
<pin id="859" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_17 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln15_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="8"/>
<pin id="864" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln15_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="1"/>
<pin id="870" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="add_ln15_6_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="1"/>
<pin id="882" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_6 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln15_7_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="1"/>
<pin id="887" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_7 "/>
</bind>
</comp>

<comp id="890" class="1005" name="B_addr_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="1"/>
<pin id="892" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="B_addr_8_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="1"/>
<pin id="897" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_8 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln20_18_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="7" slack="1"/>
<pin id="902" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_18 "/>
</bind>
</comp>

<comp id="905" class="1005" name="A_addr_7_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="1"/>
<pin id="907" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="910" class="1005" name="A_addr_8_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="1"/>
<pin id="912" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="915" class="1005" name="add_ln15_8_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_8 "/>
</bind>
</comp>

<comp id="920" class="1005" name="zext_ln18_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="6" slack="1"/>
<pin id="922" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="B_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="1"/>
<pin id="928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln20_11_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="1"/>
<pin id="933" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_11 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln20_12_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="1"/>
<pin id="938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_12 "/>
</bind>
</comp>

<comp id="941" class="1005" name="B_addr_9_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="1"/>
<pin id="943" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_9 "/>
</bind>
</comp>

<comp id="946" class="1005" name="B_load_7_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_7 "/>
</bind>
</comp>

<comp id="951" class="1005" name="B_load_8_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_8 "/>
</bind>
</comp>

<comp id="956" class="1005" name="A_load_7_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="5"/>
<pin id="958" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="A_load_7 "/>
</bind>
</comp>

<comp id="961" class="1005" name="A_load_8_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="5"/>
<pin id="963" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="A_load_8 "/>
</bind>
</comp>

<comp id="966" class="1005" name="A_addr_9_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="1"/>
<pin id="968" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

<comp id="971" class="1005" name="B_addr_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="B_addr_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="1"/>
<pin id="978" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln20_13_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="1"/>
<pin id="983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_13 "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_ln20_14_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_14 "/>
</bind>
</comp>

<comp id="991" class="1005" name="B_load_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="996" class="1005" name="B_load_9_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_9 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="A_load_9_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="5"/>
<pin id="1003" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="A_load_9 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="B_addr_3_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="7" slack="1"/>
<pin id="1008" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="B_addr_4_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln20_15_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="1"/>
<pin id="1018" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_15 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln20_16_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="1"/>
<pin id="1023" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_16 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="B_load_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="B_load_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="B_addr_5_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="1"/>
<pin id="1038" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="B_addr_6_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="1"/>
<pin id="1043" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="B_load_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="B_load_4_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_4 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="A_addr_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="1"/>
<pin id="1058" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1061" class="1005" name="A_addr_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="7" slack="1"/>
<pin id="1063" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="B_load_5_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_5 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="B_load_6_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_6 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="A_load_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="2"/>
<pin id="1078" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="1081" class="1005" name="A_load_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="3"/>
<pin id="1083" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="add_ln15_1_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="7" slack="1"/>
<pin id="1088" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="mul_ln20_14_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_14 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="mul_ln20_16_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_16 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="A_addr_2_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="1"/>
<pin id="1103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="add_ln15_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="1"/>
<pin id="1108" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln15_3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="7" slack="1"/>
<pin id="1113" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_3 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="mul_ln20_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="mul_ln20_18_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_18 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="A_load_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="A_addr_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="7" slack="1"/>
<pin id="1133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="A_addr_4_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="7" slack="1"/>
<pin id="1138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln15_4_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="7" slack="1"/>
<pin id="1143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_4 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="add_ln15_5_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="7" slack="1"/>
<pin id="1148" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="add_ln18_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="7" slack="10"/>
<pin id="1153" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="mul_ln20_2_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_2 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="mul_ln20_4_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_4 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="A_load_3_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_3 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="A_load_4_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_4 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="A_addr_5_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="1"/>
<pin id="1178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="A_addr_6_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="7" slack="1"/>
<pin id="1183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="mul_ln20_6_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_6 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="mul_ln20_8_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_8 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="A_load_5_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_5 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="A_load_6_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_6 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="mul_ln20_10_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_10 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="mul_ln20_12_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_12 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="mul_ln20_15_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="2"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln20_15 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="mul_ln20_17_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="2"/>
<pin id="1223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln20_17 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="mul_ln20_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="2"/>
<pin id="1228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln20_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="mul_ln20_19_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_19 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="mul_ln20_3_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_3 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="mul_ln20_5_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="2"/>
<pin id="1243" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln20_5 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="add_ln20_6_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="3"/>
<pin id="1248" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln20_6 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="mul_ln20_7_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_7 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="mul_ln20_9_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_9 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add_ln20_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="3"/>
<pin id="1263" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="mul_ln20_11_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_11 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="mul_ln20_13_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln20_13 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="add_ln20_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="2"/>
<pin id="1278" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln20_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add_ln20_7_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_7 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln20_8_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="112" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="186" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="202" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="218" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="318" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="336" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="330" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="374" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="398" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="432"><net_src comp="416" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="392" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="427" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="422" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="467" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="62" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="499" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="563"><net_src comp="70" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="601"><net_src comp="28" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="631"><net_src comp="628" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="78" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="655"><net_src comp="36" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="38" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="42" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="657" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="650" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="681"><net_src comp="678" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="82" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="668" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="784"><net_src comp="94" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="791"><net_src comp="98" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="798"><net_src comp="102" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="805"><net_src comp="106" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="812"><net_src comp="802" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="813"><net_src comp="802" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="814"><net_src comp="802" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="815"><net_src comp="802" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="819"><net_src comp="318" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="826"><net_src comp="324" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="339" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="837"><net_src comp="345" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="843"><net_src comp="351" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="852"><net_src comp="359" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="860"><net_src comp="363" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="865"><net_src comp="422" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="871"><net_src comp="427" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="883"><net_src comp="434" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="888"><net_src comp="440" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="893"><net_src comp="112" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="898"><net_src comp="119" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="903"><net_src comp="462" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="908"><net_src comp="137" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="913"><net_src comp="154" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="918"><net_src comp="490" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="923"><net_src comp="499" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="929"><net_src comp="162" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="934"><net_src comp="505" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="939"><net_src comp="511" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="944"><net_src comp="169" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="949"><net_src comp="126" pin="7"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="954"><net_src comp="126" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="959"><net_src comp="144" pin="7"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="964"><net_src comp="144" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="969"><net_src comp="178" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="974"><net_src comp="186" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="979"><net_src comp="193" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="984"><net_src comp="533" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="989"><net_src comp="538" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="994"><net_src comp="126" pin="7"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="999"><net_src comp="126" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1004"><net_src comp="144" pin="7"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1009"><net_src comp="202" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1014"><net_src comp="209" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1019"><net_src comp="559" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1024"><net_src comp="564" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1029"><net_src comp="126" pin="7"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1034"><net_src comp="126" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1039"><net_src comp="218" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="1044"><net_src comp="225" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1049"><net_src comp="126" pin="7"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1054"><net_src comp="126" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1059"><net_src comp="234" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1064"><net_src comp="242" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1069"><net_src comp="126" pin="7"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1074"><net_src comp="126" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1079"><net_src comp="144" pin="7"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1084"><net_src comp="144" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1089"><net_src comp="615" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1094"><net_src comp="543" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1099"><net_src comp="547" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1104"><net_src comp="250" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1109"><net_src comp="632" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1114"><net_src comp="637" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1119"><net_src comp="569" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1124"><net_src comp="573" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1129"><net_src comp="144" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1134"><net_src comp="258" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1139"><net_src comp="266" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1144"><net_src comp="682" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1149"><net_src comp="687" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1154"><net_src comp="692" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1159"><net_src comp="585" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1164"><net_src comp="589" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1169"><net_src comp="144" pin="7"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1174"><net_src comp="144" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1179"><net_src comp="274" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1184"><net_src comp="282" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1189"><net_src comp="607" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1194"><net_src comp="611" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1199"><net_src comp="144" pin="7"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1204"><net_src comp="144" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1209"><net_src comp="620" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1214"><net_src comp="624" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1219"><net_src comp="642" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1224"><net_src comp="646" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1229"><net_src comp="697" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1234"><net_src comp="701" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1239"><net_src comp="713" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1244"><net_src comp="717" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1249"><net_src comp="741" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1254"><net_src comp="721" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1259"><net_src comp="725" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1264"><net_src comp="746" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1269"><net_src comp="729" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1274"><net_src comp="733" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1279"><net_src comp="754" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1284"><net_src comp="763" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1289"><net_src comp="772" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {20 }
 - Input state : 
	Port: kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2 : A | {3 4 5 7 8 9 10 11 12 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2 : B | {2 3 4 5 6 7 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2 : alpha | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		indvar_flatten_load : 1
		icmp_ln15 : 2
		add_ln15_9 : 2
		br_ln15 : 3
		j_load : 1
		add_ln15 : 2
		icmp_ln16 : 2
		select_ln15 : 3
		zext_ln18_3 : 4
		add_ln20_17 : 5
		store_ln16 : 3
	State 2
		zext_ln20 : 1
		add_ln20_9 : 2
		zext_ln20_1 : 1
		add_ln20_10 : 2
		select_ln15_2 : 3
		add_ln15_6 : 4
		add_ln15_7 : 4
		B_addr_7 : 1
		zext_ln20_19 : 1
		B_addr_8 : 2
		B_load_7 : 2
		B_load_8 : 3
		store_ln16 : 1
		store_ln16 : 1
	State 3
		A_addr_7 : 1
		A_load_7 : 2
		A_addr_8 : 1
		A_load_8 : 2
		B_addr : 1
		add_ln20_11 : 1
		add_ln20_12 : 1
		B_addr_9 : 1
		B_load : 2
		B_load_9 : 2
	State 4
		A_addr_9 : 1
		A_load_9 : 2
		B_addr_1 : 1
		B_addr_2 : 1
		B_load_1 : 2
		B_load_2 : 2
	State 5
		B_addr_3 : 1
		B_addr_4 : 1
		B_load_3 : 2
		B_load_4 : 2
	State 6
		B_addr_5 : 1
		B_addr_6 : 1
		B_load_5 : 2
		B_load_6 : 2
	State 7
		A_addr : 1
		A_load : 2
		A_addr_1 : 1
		A_load_1 : 2
	State 8
	State 9
		A_addr_2 : 1
		A_load_2 : 2
	State 10
		zext_ln18 : 1
		add_ln18 : 2
		A_addr_3 : 1
		A_load_3 : 2
		A_addr_4 : 1
		A_load_4 : 2
		add_ln18_1 : 3
	State 11
		A_addr_5 : 1
		A_load_5 : 2
		A_addr_6 : 1
		A_load_6 : 2
	State 12
	State 13
	State 14
	State 15
		add_ln20_6 : 1
	State 16
	State 17
		add_ln20_2 : 1
	State 18
		add_ln20_7 : 1
	State 19
		add_ln20_8 : 1
	State 20
		tmp_addr : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_543       |    3    |   215   |    1    |
|          |       grp_fu_547       |    3    |   215   |    1    |
|          |       grp_fu_569       |    3    |   215   |    1    |
|          |       grp_fu_573       |    3    |   215   |    1    |
|          |       grp_fu_585       |    3    |   215   |    1    |
|          |       grp_fu_589       |    3    |   215   |    1    |
|          |       grp_fu_607       |    3    |   215   |    1    |
|          |       grp_fu_611       |    3    |   215   |    1    |
|          |       grp_fu_620       |    3    |   215   |    1    |
|    mul   |       grp_fu_624       |    3    |   215   |    1    |
|          |       grp_fu_642       |    3    |   215   |    1    |
|          |       grp_fu_646       |    3    |   215   |    1    |
|          |       grp_fu_697       |    3    |   215   |    1    |
|          |       grp_fu_701       |    3    |   215   |    1    |
|          |       grp_fu_713       |    3    |   215   |    1    |
|          |       grp_fu_717       |    3    |   215   |    1    |
|          |       grp_fu_721       |    3    |   215   |    1    |
|          |       grp_fu_725       |    3    |   215   |    1    |
|          |       grp_fu_729       |    3    |   215   |    1    |
|          |       grp_fu_733       |    3    |   215   |    1    |
|----------|------------------------|---------|---------|---------|
|          |    add_ln15_9_fu_330   |    0    |    0    |    14   |
|          |     add_ln15_fu_339    |    0    |    0    |    13   |
|          |   add_ln20_17_fu_363   |    0    |    0    |    14   |
|          |    add_ln20_9_fu_392   |    0    |    0    |    14   |
|          |   add_ln20_10_fu_416   |    0    |    0    |    14   |
|          |    add_ln15_6_fu_434   |    0    |    0    |    14   |
|          |    add_ln15_7_fu_440   |    0    |    0    |    14   |
|          |   add_ln20_18_fu_462   |    0    |    0    |    14   |
|          |     add_ln16_fu_467    |    0    |    0    |    13   |
|          |    add_ln15_8_fu_490   |    0    |    0    |    14   |
|          |   add_ln20_11_fu_505   |    0    |    0    |    13   |
|          |   add_ln20_12_fu_511   |    0    |    0    |    14   |
|          |   add_ln20_13_fu_533   |    0    |    0    |    14   |
|          |   add_ln20_14_fu_538   |    0    |    0    |    14   |
|          |   add_ln20_15_fu_559   |    0    |    0    |    14   |
|    add   |   add_ln20_16_fu_564   |    0    |    0    |    14   |
|          |    add_ln15_1_fu_615   |    0    |    0    |    14   |
|          |    add_ln15_2_fu_632   |    0    |    0    |    14   |
|          |    add_ln15_3_fu_637   |    0    |    0    |    14   |
|          |     add_ln18_fu_668    |    0    |    0    |    7    |
|          |    add_ln15_4_fu_682   |    0    |    0    |    14   |
|          |    add_ln15_5_fu_687   |    0    |    0    |    14   |
|          |    add_ln18_1_fu_692   |    0    |    0    |    7    |
|          |    add_ln20_5_fu_737   |    0    |    0    |    32   |
|          |    add_ln20_6_fu_741   |    0    |    0    |    32   |
|          |     add_ln20_fu_746    |    0    |    0    |    39   |
|          |    add_ln20_1_fu_750   |    0    |    0    |    32   |
|          |    add_ln20_2_fu_754   |    0    |    0    |    32   |
|          |    add_ln20_4_fu_759   |    0    |    0    |    32   |
|          |    add_ln20_7_fu_763   |    0    |    0    |    32   |
|          |    add_ln20_3_fu_768   |    0    |    0    |    32   |
|          |    add_ln20_8_fu_772   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln15_fu_324    |    0    |    0    |    10   |
|          |    icmp_ln16_fu_345    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln15_fu_351   |    0    |    0    |    4    |
|  select  |  select_ln15_1_fu_422  |    0    |    0    |    4    |
|          |  select_ln15_2_fu_427  |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|   read   | alpha_read_read_fu_106 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln18_3_fu_359   |    0    |    0    |    0    |
|          |    zext_ln20_fu_388    |    0    |    0    |    0    |
|          |   zext_ln20_1_fu_412   |    0    |    0    |    0    |
|          |   zext_ln20_18_fu_446  |    0    |    0    |    0    |
|          |   zext_ln20_19_fu_457  |    0    |    0    |    0    |
|          |   zext_ln20_9_fu_482   |    0    |    0    |    0    |
|          |   zext_ln20_10_fu_486  |    0    |    0    |    0    |
|          |      j_cast_fu_495     |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_499   |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_502   |    0    |    0    |    0    |
|          |   zext_ln20_20_fu_517  |    0    |    0    |    0    |
|          |   zext_ln20_11_fu_521  |    0    |    0    |    0    |
|          |   zext_ln20_12_fu_525  |    0    |    0    |    0    |
|   zext   |   zext_ln20_13_fu_529  |    0    |    0    |    0    |
|          |   zext_ln20_14_fu_551  |    0    |    0    |    0    |
|          |   zext_ln20_15_fu_555  |    0    |    0    |    0    |
|          |   zext_ln20_16_fu_577  |    0    |    0    |    0    |
|          |   zext_ln20_17_fu_581  |    0    |    0    |    0    |
|          |   zext_ln20_2_fu_593   |    0    |    0    |    0    |
|          |   zext_ln20_3_fu_602   |    0    |    0    |    0    |
|          |   zext_ln20_4_fu_628   |    0    |    0    |    0    |
|          |    zext_ln18_fu_664    |    0    |    0    |    0    |
|          |   zext_ln20_5_fu_674   |    0    |    0    |    0    |
|          |   zext_ln20_6_fu_678   |    0    |    0    |    0    |
|          |   zext_ln20_7_fu_705   |    0    |    0    |    0    |
|          |   zext_ln20_8_fu_709   |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_777   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_374      |    0    |    0    |    0    |
|          |      tmp_2_fu_381      |    0    |    0    |    0    |
|          |      tmp_3_fu_398      |    0    |    0    |    0    |
|bitconcatenate|      tmp_4_fu_405      |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_450   |    0    |    0    |    0    |
|          |      tmp_5_fu_650      |    0    |    0    |    0    |
|          |      tmp_6_fu_657      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln15_fu_597     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    60   |   4300  |   654   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_1061  |    7   |
|   A_addr_2_reg_1101  |    7   |
|   A_addr_3_reg_1131  |    7   |
|   A_addr_4_reg_1136  |    7   |
|   A_addr_5_reg_1176  |    7   |
|   A_addr_6_reg_1181  |    7   |
|   A_addr_7_reg_905   |    7   |
|   A_addr_8_reg_910   |    7   |
|   A_addr_9_reg_966   |    7   |
|    A_addr_reg_1056   |    7   |
|   A_load_1_reg_1081  |   32   |
|   A_load_2_reg_1126  |   32   |
|   A_load_3_reg_1166  |   32   |
|   A_load_4_reg_1171  |   32   |
|   A_load_5_reg_1196  |   32   |
|   A_load_6_reg_1201  |   32   |
|   A_load_7_reg_956   |   32   |
|   A_load_8_reg_961   |   32   |
|   A_load_9_reg_1001  |   32   |
|    A_load_reg_1076   |   32   |
|   B_addr_1_reg_971   |    7   |
|   B_addr_2_reg_976   |    7   |
|   B_addr_3_reg_1006  |    7   |
|   B_addr_4_reg_1011  |    7   |
|   B_addr_5_reg_1036  |    7   |
|   B_addr_6_reg_1041  |    7   |
|   B_addr_7_reg_890   |    7   |
|   B_addr_8_reg_895   |    7   |
|   B_addr_9_reg_941   |    7   |
|    B_addr_reg_926    |    7   |
|   B_load_1_reg_1026  |   32   |
|   B_load_2_reg_1031  |   32   |
|   B_load_3_reg_1046  |   32   |
|   B_load_4_reg_1051  |   32   |
|   B_load_5_reg_1066  |   32   |
|   B_load_6_reg_1071  |   32   |
|   B_load_7_reg_946   |   32   |
|   B_load_8_reg_951   |   32   |
|   B_load_9_reg_996   |   32   |
|    B_load_reg_991    |   32   |
|  add_ln15_1_reg_1086 |    7   |
|  add_ln15_2_reg_1106 |    7   |
|  add_ln15_3_reg_1111 |    7   |
|  add_ln15_4_reg_1141 |    7   |
|  add_ln15_5_reg_1146 |    7   |
|  add_ln15_6_reg_880  |    7   |
|  add_ln15_7_reg_885  |    7   |
|  add_ln15_8_reg_915  |    7   |
|   add_ln15_reg_827   |    4   |
|  add_ln18_1_reg_1151 |    7   |
|  add_ln20_11_reg_931 |    5   |
|  add_ln20_12_reg_936 |    6   |
|  add_ln20_13_reg_981 |    6   |
|  add_ln20_14_reg_986 |    6   |
| add_ln20_15_reg_1016 |    7   |
| add_ln20_16_reg_1021 |    7   |
|  add_ln20_17_reg_857 |    7   |
|  add_ln20_18_reg_900 |    7   |
|  add_ln20_2_reg_1276 |   32   |
|  add_ln20_6_reg_1246 |   32   |
|  add_ln20_7_reg_1281 |   32   |
|  add_ln20_8_reg_1286 |   32   |
|   add_ln20_reg_1261  |   32   |
|  alpha_read_reg_802  |   32   |
|      i_2_reg_816     |    4   |
|       i_reg_788      |    4   |
|   icmp_ln15_reg_823  |    1   |
|   icmp_ln16_reg_834  |    1   |
|indvar_flatten_reg_795|    7   |
|       j_reg_781      |    4   |
| mul_ln20_10_reg_1206 |   32   |
| mul_ln20_11_reg_1266 |   32   |
| mul_ln20_12_reg_1211 |   32   |
| mul_ln20_13_reg_1271 |   32   |
| mul_ln20_14_reg_1091 |   32   |
| mul_ln20_15_reg_1216 |   32   |
| mul_ln20_16_reg_1096 |   32   |
| mul_ln20_17_reg_1221 |   32   |
| mul_ln20_18_reg_1121 |   32   |
| mul_ln20_19_reg_1231 |   32   |
|  mul_ln20_1_reg_1226 |   32   |
|  mul_ln20_2_reg_1156 |   32   |
|  mul_ln20_3_reg_1236 |   32   |
|  mul_ln20_4_reg_1161 |   32   |
|  mul_ln20_5_reg_1241 |   32   |
|  mul_ln20_6_reg_1186 |   32   |
|  mul_ln20_7_reg_1251 |   32   |
|  mul_ln20_8_reg_1191 |   32   |
|  mul_ln20_9_reg_1256 |   32   |
|   mul_ln20_reg_1116  |   32   |
| select_ln15_1_reg_862|    4   |
| select_ln15_2_reg_868|    7   |
|  select_ln15_reg_840 |    4   |
|  zext_ln18_1_reg_920 |    6   |
|  zext_ln18_3_reg_849 |    7   |
+----------------------+--------+
|         Total        |  1779  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_126 |  p2  |  10  |   0  |    0   ||    41   |
| grp_access_fu_144 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_144 |  p2  |  10  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  || 4.70343 ||   164   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   60   |    -   |  4300  |   654  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   164  |
|  Register |    -   |    -   |  1779  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   60   |    4   |  6079  |   818  |
+-----------+--------+--------+--------+--------+
