#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 24 20:03:20 2025
# Process ID: 2588
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20696 C:\TaiLieuHocTap\Nam3k2\FPGA\Chuoi_1011_Mealy\Chuoi_1011_Mealy.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.xpr
INFO: [Project 1-313] Project file moved from 'C:/TaiLieuHocTap/Nam3k2/FPGA/chuoi_001_Moore/Chuoi_1011_Mealy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 852.180 ; gain = 179.773
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sources_1/new/chuoi_1011.v:82]
[Mon Feb 24 20:14:10 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Feb 24 20:16:39 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Chuoi_1011_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Chuoi_1011_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sources_1/new/chuoi_1011.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chuoi_1011
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sim_1/new/Chuoi_1011_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chuoi_1011_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
"xelab -wto 1ea4c7f9e1f14882afc8351d56ac5618 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Chuoi_1011_tb_behav xil_defaultlib.Chuoi_1011_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1ea4c7f9e1f14882afc8351d56ac5618 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Chuoi_1011_tb_behav xil_defaultlib.Chuoi_1011_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.chuoi_1011
Compiling module xil_defaultlib.Chuoi_1011_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Chuoi_1011_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Chuoi_1011_tb_behav -key {Behavioral:sim_1:Functional:Chuoi_1011_tb} -tclbatch {Chuoi_1011_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Chuoi_1011_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               10000 | 0 | 1 | 0 | x
               25000 | 1 | 1 | 1 | 0
               45000 | 1 | 1 | 0 | 0
               60000 | 0 | 1 | 1 | 0
               70000 | 0 | 1 | 1 | 0
               85000 | 1 | 1 | 0 | 0
              110000 | 0 | 1 | 1 | 0
              125000 | 1 | 1 | 0 | 0
$finish called at time : 145 ns : File "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sim_1/new/Chuoi_1011_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Chuoi_1011_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 898.141 ; gain = 21.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Chuoi_1011_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Chuoi_1011_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sources_1/new/chuoi_1011.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chuoi_1011
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sim_1/new/Chuoi_1011_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chuoi_1011_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
"xelab -wto 1ea4c7f9e1f14882afc8351d56ac5618 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Chuoi_1011_tb_behav xil_defaultlib.Chuoi_1011_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1ea4c7f9e1f14882afc8351d56ac5618 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Chuoi_1011_tb_behav xil_defaultlib.Chuoi_1011_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.chuoi_1011
Compiling module xil_defaultlib.Chuoi_1011_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Chuoi_1011_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Chuoi_1011_tb_behav -key {Behavioral:sim_1:Functional:Chuoi_1011_tb} -tclbatch {Chuoi_1011_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Chuoi_1011_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               10000 | 0 | 1 | 0 | 0
               25000 | 1 | 1 | 1 | 0
               45000 | 1 | 1 | 0 | 0
               60000 | 0 | 1 | 1 | 0
               70000 | 0 | 1 | 1 | 0
               85000 | 1 | 1 | 0 | 0
              110000 | 0 | 1 | 1 | 0
              125000 | 1 | 1 | 0 | 0
$finish called at time : 145 ns : File "C:/TaiLieuHocTap/Nam3k2/FPGA/Chuoi_1011_Mealy/Chuoi_1011_Mealy.srcs/sim_1/new/Chuoi_1011_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Chuoi_1011_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:19:14 2025...
