
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:08:42 IST (Nov 25 2024 23:38:42 UTC)

// Verification Directory fv/UART 

module data_sampling(CLK, RST, S_DATA, Prescale, edge_count, Enable,
     sampled_bit);
  input CLK, RST, S_DATA, Enable;
  input [5:0] Prescale, edge_count;
  output sampled_bit;
  wire CLK, RST, S_DATA, Enable;
  wire [5:0] Prescale, edge_count;
  wire sampled_bit;
  wire [2:0] Samples;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50;
  DFFRHQX1HVT sampled_bit_reg(.RN (RST), .CK (CLK), .D (n_50), .Q
       (sampled_bit));
  NOR2BX1HVT g848__2398(.AN (Enable), .B (n_49), .Y (n_50));
  AOI22X1HVT g849__5107(.A0 (Samples[2]), .A1 (n_48), .B0 (Samples[0]),
       .B1 (Samples[1]), .Y (n_49));
  OR2XLHVT g850__6260(.A (Samples[1]), .B (Samples[0]), .Y (n_48));
  DFFRHQX1HVT \Samples_reg[0] (.RN (RST), .CK (CLK), .D (n_47), .Q
       (Samples[0]));
  NOR2X1HVT g1403__4319(.A (n_4), .B (n_46), .Y (n_47));
  MXI2XLHVT g1404__8428(.A (Samples[0]), .B (S_DATA), .S0 (n_45), .Y
       (n_46));
  NOR4X1HVT g1405__5526(.A (n_13), .B (n_36), .C (n_43), .D (n_44), .Y
       (n_45));
  XNOR2X1HVT g1406__6783(.A (n_42), .B (edge_count[4]), .Y (n_44));
  DFFRHQX1HVT \Samples_reg[1] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (Samples[1]));
  OAI211X1HVT g1408__3680(.A0 (n_35), .A1 (edge_count[3]), .B0 (n_0),
       .C0 (n_39), .Y (n_43));
  XNOR2X1HVT g1409__1617(.A (n_24), .B (n_33), .Y (n_42));
  INVXLHVT g1410(.A (n_40), .Y (n_41));
  AOI32X1HVT g1411__2802(.A0 (Enable), .A1 (Samples[1]), .A2 (n_38),
       .B0 (S_DATA), .B1 (n_37), .Y (n_40));
  NAND2XLHVT g1412__1705(.A (n_35), .B (edge_count[3]), .Y (n_39));
  INVXLHVT g1413(.A (n_37), .Y (n_38));
  NOR4X1HVT g1414__5122(.A (n_4), .B (n_28), .C (n_29), .D (n_31), .Y
       (n_37));
  OAI21X1HVT g1415__8246(.A0 (n_25), .A1 (edge_count[2]), .B0 (n_34),
       .Y (n_36));
  DFFRHQX1HVT \Samples_reg[2] (.RN (RST), .CK (CLK), .D (n_32), .Q
       (Samples[2]));
  AOI21XLHVT g1417__7098(.A0 (n_25), .A1 (edge_count[2]), .B0
       (edge_count[5]), .Y (n_34));
  AOI21XLHVT g1418__6131(.A0 (n_16), .A1 (n_21), .B0 (n_33), .Y (n_35));
  NOR2XLHVT g1419__1881(.A (n_16), .B (n_21), .Y (n_33));
  INVXLHVT g1420(.A (n_30), .Y (n_32));
  MXI2XLHVT g1421__5115(.A (n_3), .B (edge_count[4]), .S0 (n_24), .Y
       (n_31));
  AOI32X1HVT g1422__7482(.A0 (Enable), .A1 (n_26), .A2 (Samples[2]),
       .B0 (S_DATA), .B1 (n_27), .Y (n_30));
  OAI211X1HVT g1423__4733(.A0 (n_12), .A1 (edge_count[1]), .B0 (n_20),
       .C0 (n_22), .Y (n_29));
  OR2XLHVT g1424__6161(.A (n_0), .B (n_23), .Y (n_28));
  INVXLHVT g1425(.A (n_26), .Y (n_27));
  NAND3BXLHVT g1426__9315(.AN (n_18), .B (n_8), .C (Enable), .Y (n_26));
  OA21X1HVT g1427__9945(.A0 (n_19), .A1 (n_17), .B0 (n_21), .Y (n_25));
  XNOR2X1HVT g1428__2883(.A (n_19), .B (edge_count[2]), .Y (n_23));
  MXI2XLHVT g1429__2346(.A (edge_count[3]), .B (n_1), .S0 (n_16), .Y
       (n_22));
  XNOR2X1HVT g1430__1666(.A (Prescale[5]), .B (n_15), .Y (n_24));
  NAND2XLHVT g1431__7410(.A (n_19), .B (n_17), .Y (n_21));
  AOI21XLHVT g1432__6417(.A0 (n_12), .A1 (edge_count[1]), .B0
       (edge_count[5]), .Y (n_20));
  NAND4X1HVT g1433__5477(.A (n_9), .B (n_0), .C (n_13), .D (n_14), .Y
       (n_18));
  AOI21XLHVT g1434__2398(.A0 (Prescale[3]), .A1 (n_7), .B0 (n_10), .Y
       (n_19));
  AND2X1HVT g1435__5107(.A (n_12), .B (Prescale[1]), .Y (n_17));
  OAI2BB1X1HVT g1436__6260(.A0N (Prescale[4]), .A1N (n_11), .B0 (n_15),
       .Y (n_16));
  OR2X1HVT g1437__4319(.A (Prescale[4]), .B (n_11), .Y (n_15));
  AOI221X1HVT g1438__8428(.A0 (Prescale[3]), .A1 (n_2), .B0 (n_5), .B1
       (edge_count[2]), .C0 (edge_count[5]), .Y (n_14));
  INVXLHVT g1439(.A (n_11), .Y (n_10));
  XNOR2X1HVT g1440__5526(.A (Prescale[2]), .B (edge_count[1]), .Y
       (n_13));
  AOI21XLHVT g1441__6783(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0
       (n_6), .Y (n_12));
  OR3X1HVT g1442__3680(.A (Prescale[2]), .B (Prescale[3]), .C
       (Prescale[1]), .Y (n_11));
  MXI2XLHVT g1443__1617(.A (edge_count[3]), .B (n_1), .S0
       (Prescale[4]), .Y (n_9));
  MXI2XLHVT g1444__2802(.A (edge_count[4]), .B (n_3), .S0
       (Prescale[5]), .Y (n_8));
  INVXLHVT g1446(.A (n_6), .Y (n_7));
  NOR2XLHVT g1447__1705(.A (Prescale[1]), .B (Prescale[2]), .Y (n_6));
  INVXLHVT g1450(.A (Prescale[3]), .Y (n_5));
  INVX1HVT g1451(.A (Enable), .Y (n_4));
  INVX1HVT g1452(.A (edge_count[4]), .Y (n_3));
  INVXLHVT g1453(.A (edge_count[2]), .Y (n_2));
  INVX1HVT g1454(.A (edge_count[3]), .Y (n_1));
  XNOR2X1HVT g2__5122(.A (Prescale[1]), .B (edge_count[0]), .Y (n_0));
endmodule

module deserializer_DATA_WIDTH8(CLK, RST, sampled_bit, Enable,
     edge_count, Prescale, P_DATA);
  input CLK, RST, sampled_bit, Enable;
  input [5:0] edge_count, Prescale;
  output [7:0] P_DATA;
  wire CLK, RST, sampled_bit, Enable;
  wire [5:0] edge_count, Prescale;
  wire [7:0] P_DATA;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18;
  SDFFRHQX1HVT \P_DATA_reg[0] (.RN (RST), .CK (CLK), .D (P_DATA[1]),
       .SI (P_DATA[0]), .SE (n_18), .Q (P_DATA[0]));
  SDFFRHQX1HVT \P_DATA_reg[1] (.RN (RST), .CK (CLK), .D (P_DATA[2]),
       .SI (P_DATA[1]), .SE (n_18), .Q (P_DATA[1]));
  SDFFRHQX1HVT \P_DATA_reg[2] (.RN (RST), .CK (CLK), .D (P_DATA[3]),
       .SI (P_DATA[2]), .SE (n_18), .Q (P_DATA[2]));
  SDFFRHQX1HVT \P_DATA_reg[3] (.RN (RST), .CK (CLK), .D (P_DATA[4]),
       .SI (P_DATA[3]), .SE (n_18), .Q (P_DATA[3]));
  SDFFRHQX1HVT \P_DATA_reg[6] (.RN (RST), .CK (CLK), .D (P_DATA[7]),
       .SI (P_DATA[6]), .SE (n_18), .Q (P_DATA[6]));
  SDFFRHQX1HVT \P_DATA_reg[5] (.RN (RST), .CK (CLK), .D (P_DATA[6]),
       .SI (P_DATA[5]), .SE (n_18), .Q (P_DATA[5]));
  SDFFRHQX1HVT \P_DATA_reg[4] (.RN (RST), .CK (CLK), .D (P_DATA[5]),
       .SI (P_DATA[4]), .SE (n_18), .Q (P_DATA[4]));
  SDFFRHQX1HVT \P_DATA_reg[7] (.RN (RST), .CK (CLK), .D (sampled_bit),
       .SI (P_DATA[7]), .SE (n_18), .Q (P_DATA[7]));
  OR4X1HVT g541__8246(.A (n_9), .B (n_11), .C (n_16), .D (n_17), .Y
       (n_18));
  NAND3X1HVT g542__7098(.A (n_15), .B (n_12), .C (Enable), .Y (n_17));
  XNOR2X1HVT g543__6131(.A (n_13), .B (edge_count[4]), .Y (n_16));
  AOI211XLHVT g544__1881(.A0 (Prescale[0]), .A1 (edge_count[0]), .B0
       (n_0), .C0 (n_14), .Y (n_15));
  XNOR2X1HVT g545__5115(.A (n_7), .B (edge_count[3]), .Y (n_14));
  AOI21XLHVT g546__7482(.A0 (Prescale[4]), .A1 (n_6), .B0 (n_5), .Y
       (n_13));
  XNOR2X1HVT g547__4733(.A (n_8), .B (edge_count[5]), .Y (n_12));
  XNOR2X1HVT g548__6161(.A (n_10), .B (edge_count[2]), .Y (n_11));
  AOI21XLHVT g549__9315(.A0 (Prescale[2]), .A1 (n_2), .B0 (n_4), .Y
       (n_10));
  XNOR2X1HVT g550__9945(.A (n_3), .B (edge_count[1]), .Y (n_9));
  CLKXOR2X1HVT g551__2883(.A (Prescale[5]), .B (n_5), .Y (n_8));
  XNOR2X1HVT g552__2346(.A (Prescale[3]), .B (n_4), .Y (n_7));
  NAND2BX1HVT g553__1666(.AN (Prescale[3]), .B (n_4), .Y (n_6));
  NOR3BXLHVT g554__7410(.AN (n_4), .B (Prescale[3]), .C (Prescale[4]),
       .Y (n_5));
  NOR3XLHVT g555__6417(.A (Prescale[1]), .B (Prescale[2]), .C
       (Prescale[0]), .Y (n_4));
  AOI21XLHVT g556__5477(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (n_1), .Y (n_3));
  INVXLHVT g557(.A (n_1), .Y (n_2));
  NOR2XLHVT g558__2398(.A (Prescale[0]), .B (Prescale[1]), .Y (n_1));
  NOR2X1HVT g559__5107(.A (Prescale[0]), .B (edge_count[0]), .Y (n_0));
endmodule

module edge_bit_counter(CLK, RST, Enable, Prescale, bit_count,
     edge_count);
  input CLK, RST, Enable;
  input [5:0] Prescale;
  output [3:0] bit_count;
  output [5:0] edge_count;
  wire CLK, RST, Enable;
  wire [5:0] Prescale;
  wire [3:0] bit_count;
  wire [5:0] edge_count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53;
  DFFRHQX1HVT \bit_count_reg[3] (.RN (RST), .CK (CLK), .D (n_53), .Q
       (bit_count[3]));
  OAI21XLHVT g1198__6260(.A0 (n_21), .A1 (n_39), .B0 (n_50), .Y (n_53));
  OAI31X1HVT g1199__4319(.A0 (bit_count[2]), .A1 (n_5), .A2 (n_39), .B0
       (n_51), .Y (n_52));
  NAND2X1HVT g1202__8428(.A (bit_count[2]), .B (n_49), .Y (n_51));
  NAND2X1HVT g1203__5526(.A (bit_count[3]), .B (n_49), .Y (n_50));
  DFFRHQX1HVT \edge_count_reg[4] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (edge_count[4]));
  DFFRHQX1HVT \edge_count_reg[2] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (edge_count[2]));
  DFFRHQX1HVT \edge_count_reg[3] (.RN (RST), .CK (CLK), .D (n_44), .Q
       (edge_count[3]));
  NOR2XLHVT g1209__6783(.A (n_37), .B (n_40), .Y (n_48));
  MXI2XLHVT g1210__3680(.A (n_39), .B (n_37), .S0 (bit_count[0]), .Y
       (n_47));
  OAI22X1HVT g1211__1617(.A0 (n_8), .A1 (n_39), .B0 (n_3), .B1 (n_37),
       .Y (n_46));
  OAI2BB1X1HVT g1212__2802(.A0N (n_5), .A1N (n_38), .B0 (n_37), .Y
       (n_49));
  DFFRX1HVT \edge_count_reg[0] (.RN (RST), .CK (CLK), .D (n_45), .Q
       (edge_count[0]), .QN (n_0));
  NOR2XLHVT g1214__1705(.A (edge_count[0]), .B (n_37), .Y (n_45));
  NOR2XLHVT g1215__5122(.A (n_37), .B (n_29), .Y (n_44));
  NOR2XLHVT g1216__8246(.A (n_20), .B (n_37), .Y (n_43));
  NOR2X1HVT g1217__7098(.A (n_37), .B (n_34), .Y (n_42));
  NOR2XLHVT g1218__6131(.A (n_9), .B (n_37), .Y (n_41));
  XNOR2X1HVT g1219__1881(.A (edge_count[5]), .B (n_33), .Y (n_40));
  INVXLHVT g1220(.A (n_39), .Y (n_38));
  NAND2X1HVT g1221__5115(.A (Enable), .B (n_36), .Y (n_39));
  NAND2BX1HVT g1222__7482(.AN (n_36), .B (Enable), .Y (n_37));
  AOI211XLHVT g1223__4733(.A0 (Prescale[0]), .A1 (n_14), .B0 (n_30),
       .C0 (n_35), .Y (n_36));
  OAI211X1HVT g1224__6161(.A0 (n_23), .A1 (edge_count[3]), .B0 (n_27),
       .C0 (n_32), .Y (n_35));
  XNOR2X1HVT g1225__9315(.A (edge_count[4]), .B (n_28), .Y (n_34));
  AND2XLHVT g1226__9945(.A (edge_count[4]), .B (n_28), .Y (n_33));
  AOI211XLHVT g1227__2883(.A0 (n_18), .A1 (edge_count[4]), .B0 (n_24),
       .C0 (n_31), .Y (n_32));
  XNOR2X1HVT g1228__2346(.A (n_25), .B (edge_count[5]), .Y (n_31));
  OAI21X1HVT g1229__1666(.A0 (Prescale[0]), .A1 (n_10), .B0 (n_26), .Y
       (n_30));
  XNOR2X1HVT g1230__7410(.A (edge_count[3]), .B (n_19), .Y (n_29));
  NAND2XLHVT g1231__6417(.A (n_23), .B (edge_count[3]), .Y (n_27));
  AND2XLHVT g1232__5477(.A (edge_count[3]), .B (n_19), .Y (n_28));
  AOI221X1HVT g1233__2398(.A0 (n_15), .A1 (edge_count[2]), .B0 (n_7),
       .B1 (n_1), .C0 (n_22), .Y (n_26));
  XNOR2X1HVT g1234__5107(.A (Prescale[5]), .B (n_16), .Y (n_25));
  NOR2X1HVT g1235__6260(.A (n_18), .B (edge_count[4]), .Y (n_24));
  AOI21XLHVT g1236__4319(.A0 (Prescale[3]), .A1 (n_11), .B0 (n_12), .Y
       (n_23));
  NOR2X1HVT g1237__8428(.A (n_15), .B (edge_count[2]), .Y (n_22));
  AOI21X1HVT g1238__5526(.A0 (bit_count[3]), .A1 (n_4), .B0 (n_17), .Y
       (n_21));
  XNOR2X1HVT g1239__6783(.A (edge_count[2]), .B (n_6), .Y (n_20));
  AND2XLHVT g1240__3680(.A (edge_count[2]), .B (n_6), .Y (n_19));
  NOR3X1HVT g1241__1617(.A (bit_count[3]), .B (n_4), .C (n_5), .Y
       (n_17));
  AOI21XLHVT g1242__2802(.A0 (Prescale[4]), .A1 (n_13), .B0 (n_16), .Y
       (n_18));
  NOR2XLHVT g1243__1705(.A (Prescale[4]), .B (n_13), .Y (n_16));
  OAI221X1HVT g1244__5122(.A0 (Prescale[1]), .A1 (n_1), .B0 (n_2), .B1
       (edge_count[1]), .C0 (n_0), .Y (n_14));
  XNOR2X1HVT g1245__8246(.A (Prescale[2]), .B (n_7), .Y (n_15));
  INVX1HVT g1246(.A (n_12), .Y (n_13));
  NAND2BX1HVT g1247__7098(.AN (Prescale[2]), .B (n_7), .Y (n_11));
  NOR3BXLHVT g1248__6131(.AN (n_7), .B (Prescale[2]), .C (Prescale[3]),
       .Y (n_12));
  AOI21X1HVT g1249__1881(.A0 (Prescale[1]), .A1 (edge_count[1]), .B0
       (n_0), .Y (n_10));
  AOI22X1HVT g1250__5115(.A0 (edge_count[0]), .A1 (n_1), .B0
       (edge_count[1]), .B1 (n_0), .Y (n_9));
  MX2XLHVT g1251__7482(.A (n_3), .B (bit_count[1]), .S0 (bit_count[0]),
       .Y (n_8));
  NOR2XLHVT g1252__4733(.A (Prescale[0]), .B (Prescale[1]), .Y (n_7));
  NOR2X1HVT g1253__6161(.A (n_1), .B (n_0), .Y (n_6));
  NAND2X1HVT g1254__9315(.A (bit_count[1]), .B (bit_count[0]), .Y
       (n_5));
  INVXLHVT g1257(.A (Prescale[1]), .Y (n_2));
  DFFRX1HVT \bit_count_reg[2] (.RN (RST), .CK (CLK), .D (n_52), .Q
       (bit_count[2]), .QN (n_4));
  DFFRX1HVT \bit_count_reg[1] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (bit_count[1]), .QN (n_3));
  DFFRX1HVT \edge_count_reg[1] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (edge_count[1]), .QN (n_1));
  DFFRHQX1HVT \edge_count_reg[5] (.RN (RST), .CK (CLK), .D (n_48), .Q
       (edge_count[5]));
  DFFRHQX1HVT \bit_count_reg[0] (.RN (RST), .CK (CLK), .D (n_47), .Q
       (bit_count[0]));
endmodule

module par_chk_DATA_WIDTH8(CLK, RST, parity_type, sampled_bit, Enable,
     P_DATA, par_err);
  input CLK, RST, parity_type, sampled_bit, Enable;
  input [7:0] P_DATA;
  output par_err;
  wire CLK, RST, parity_type, sampled_bit, Enable;
  wire [7:0] P_DATA;
  wire par_err;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1HVT par_err_reg(.RN (RST), .CK (CLK), .D (par_err), .SI
       (n_8), .SE (Enable), .Q (par_err));
  XOR2XLHVT g149__9945(.A (n_5), .B (n_7), .Y (n_8));
  XNOR2X1HVT g150__2883(.A (n_0), .B (n_6), .Y (n_7));
  XNOR2X1HVT g151__2346(.A (n_4), .B (n_3), .Y (n_6));
  XNOR2X1HVT g152__1666(.A (n_1), .B (n_2), .Y (n_5));
  XNOR2X1HVT g153__7410(.A (P_DATA[7]), .B (P_DATA[0]), .Y (n_4));
  XNOR2X1HVT g154__6417(.A (P_DATA[4]), .B (P_DATA[2]), .Y (n_3));
  XNOR2X1HVT g155__5477(.A (P_DATA[6]), .B (P_DATA[1]), .Y (n_2));
  XNOR2X1HVT g156__2398(.A (parity_type), .B (sampled_bit), .Y (n_1));
  XNOR2X1HVT g157__5107(.A (P_DATA[5]), .B (P_DATA[3]), .Y (n_0));
endmodule

module stp_chk(CLK, RST, sampled_bit, Enable, stp_err);
  input CLK, RST, sampled_bit, Enable;
  output stp_err;
  wire CLK, RST, sampled_bit, Enable;
  wire stp_err;
  wire n_0;
  SDFFRHQX1HVT stp_err_reg(.RN (RST), .CK (CLK), .D (stp_err), .SI
       (n_0), .SE (Enable), .Q (stp_err));
  INVXLHVT g9(.A (sampled_bit), .Y (n_0));
endmodule

module strt_chk(CLK, RST, sampled_bit, Enable, strt_glitch);
  input CLK, RST, sampled_bit, Enable;
  output strt_glitch;
  wire CLK, RST, sampled_bit, Enable;
  wire strt_glitch;
  SDFFRHQX1HVT strt_glitch_reg(.RN (RST), .CK (CLK), .D (strt_glitch),
       .SI (sampled_bit), .SE (Enable), .Q (strt_glitch));
endmodule

module uart_rx_fsm_DATA_WIDTH8(CLK, RST, S_DATA, Prescale,
     parity_enable, bit_count, edge_count, par_err, stp_err,
     strt_glitch, strt_chk_en, edge_bit_en, deser_en, par_chk_en,
     stp_chk_en, dat_samp_en, data_valid);
  input CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  input [5:0] Prescale, edge_count;
  input [3:0] bit_count;
  output strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  wire [5:0] Prescale, edge_count;
  wire [3:0] bit_count;
  wire strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_56;
  wire n_58, n_59, n_60, n_61, n_67, n_90, n_91;
  INVX1HVT g1075(.A (n_90), .Y (stp_chk_en));
  INVXLHVT g1074(.A (n_58), .Y (n_56));
  INVXLHVT g1076(.A (n_91), .Y (deser_en));
  NAND3BX1HVT g1169__6260(.AN (n_58), .B (n_67), .C (n_51), .Y
       (edge_bit_en));
  NAND2X1HVT g1170__4319(.A (n_67), .B (n_60), .Y (strt_chk_en));
  NOR3XLHVT g1171__8428(.A (stp_err), .B (par_err), .C (n_59), .Y
       (data_valid));
  OR3X1HVT g1172__5526(.A (n_54), .B (current_state[1]), .C (n_53), .Y
       (dat_samp_en));
  NAND2BX1HVT g1173__6783(.AN (n_61), .B (current_state[2]), .Y (n_90));
  NOR2X1HVT g1174__3680(.A (current_state[2]), .B (n_61), .Y
       (par_chk_en));
  NAND2X1HVT g1175__1617(.A (n_52), .B (n_53), .Y (n_60));
  INVX1HVT g1176(.A (n_54), .Y (n_67));
  OR2X1HVT g1177__2802(.A (n_52), .B (n_51), .Y (n_91));
  NAND3X1HVT g1178__1705(.A (current_state[0]), .B (current_state[2]),
       .C (current_state[1]), .Y (n_59));
  OAI21X1HVT g1179__5122(.A0 (current_state[2]), .A1 (n_52), .B0
       (n_61), .Y (n_58));
  NOR4X1HVT g1180__8246(.A (S_DATA), .B (current_state[0]), .C
       (current_state[2]), .D (current_state[1]), .Y (n_54));
  INVX1HVT g1181(.A (n_51), .Y (n_53));
  OR2X1HVT g1183__7098(.A (current_state[0]), .B (n_52), .Y (n_61));
  NAND2BX1HVT g2__6131(.AN (current_state[2]), .B (current_state[0]),
       .Y (n_51));
  DFFRHQX1HVT \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_50),
       .Q (current_state[0]));
  DFFRHQX1HVT \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_49),
       .Q (current_state[2]));
  OAI221X1HVT g1850__1881(.A0 (n_60), .A1 (n_46), .B0 (n_91), .B1
       (n_0), .C0 (n_47), .Y (n_50));
  OAI32X1HVT g1852__5115(.A0 (parity_enable), .A1 (n_91), .A2 (n_43),
       .B0 (n_61), .B1 (n_45), .Y (n_49));
  OAI31X1HVT g1853__7482(.A0 (strt_glitch), .A1 (n_60), .A2 (n_44), .B0
       (n_56), .Y (n_48));
  AOI31X1HVT g1854__4733(.A0 (n_19), .A1 (n_36), .A2 (n_42), .B0
       (n_14), .Y (n_47));
  NOR2BX1HVT g1855__6161(.AN (strt_glitch), .B (n_44), .Y (n_46));
  OA21X1HVT g1856__9315(.A0 (n_11), .A1 (n_41), .B0 (n_90), .Y (n_45));
  OR4X1HVT g1857__9945(.A (bit_count[2]), .B (bit_count[3]), .C (n_6),
       .D (n_41), .Y (n_44));
  INVXLHVT g1858(.A (n_0), .Y (n_43));
  AOI211XLHVT g1859__2883(.A0 (n_12), .A1 (edge_count[1]), .B0 (n_38),
       .C0 (n_39), .Y (n_42));
  OAI211X1HVT g1861__2346(.A0 (n_26), .A1 (edge_count[5]), .B0 (n_31),
       .C0 (n_40), .Y (n_41));
  NOR4X1HVT g1862__1666(.A (n_10), .B (n_23), .C (n_28), .D (n_35), .Y
       (n_40));
  OAI221X1HVT g1863__7410(.A0 (n_1), .A1 (n_12), .B0 (n_33), .B1
       (edge_count[5]), .C0 (n_25), .Y (n_39));
  OAI211X1HVT g1864__6417(.A0 (n_17), .A1 (edge_count[3]), .B0 (n_10),
       .C0 (n_37), .Y (n_38));
  NAND2XLHVT g1865__5477(.A (n_33), .B (edge_count[5]), .Y (n_37));
  AOI211XLHVT g1866__2398(.A0 (n_27), .A1 (edge_count[4]), .B0 (n_32),
       .C0 (n_90), .Y (n_36));
  OR2XLHVT g1867__5107(.A (n_29), .B (n_34), .Y (n_35));
  XNOR2X1HVT g1868__6260(.A (n_30), .B (edge_count[4]), .Y (n_34));
  XNOR2X1HVT g1869__4319(.A (Prescale[5]), .B (n_24), .Y (n_33));
  NOR2XLHVT g1870__8428(.A (n_27), .B (edge_count[4]), .Y (n_32));
  NAND2XLHVT g1871__5526(.A (n_26), .B (edge_count[5]), .Y (n_31));
  AOI21XLHVT g1872__6783(.A0 (Prescale[4]), .A1 (n_18), .B0 (n_20), .Y
       (n_30));
  XNOR2X1HVT g1873__3680(.A (n_21), .B (edge_count[3]), .Y (n_29));
  XNOR2X1HVT g1874__1617(.A (n_22), .B (edge_count[2]), .Y (n_28));
  AOI21XLHVT g1875__2802(.A0 (Prescale[4]), .A1 (n_16), .B0 (n_24), .Y
       (n_27));
  AOI21XLHVT g1876__1705(.A0 (n_17), .A1 (edge_count[3]), .B0 (n_7), .Y
       (n_25));
  XNOR2X1HVT g1877__5122(.A (Prescale[5]), .B (n_20), .Y (n_26));
  NOR2XLHVT g1878__8246(.A (Prescale[4]), .B (n_16), .Y (n_24));
  XNOR2X1HVT g1879__7098(.A (n_13), .B (edge_count[1]), .Y (n_23));
  AOI21XLHVT g1880__6131(.A0 (Prescale[2]), .A1 (n_5), .B0 (n_15), .Y
       (n_22));
  OA21X1HVT g1881__1881(.A0 (n_2), .A1 (n_15), .B0 (n_18), .Y (n_21));
  MXI2XLHVT g1882__5115(.A (n_11), .B (n_9), .S0 (parity_enable), .Y
       (n_19));
  NOR3BXLHVT g1883__7482(.AN (n_15), .B (Prescale[4]), .C
       (Prescale[3]), .Y (n_20));
  NAND2XLHVT g1884__4733(.A (n_2), .B (n_15), .Y (n_18));
  OA21X1HVT g1885__6161(.A0 (n_2), .A1 (n_3), .B0 (n_16), .Y (n_17));
  OAI21XLHVT g1886__9315(.A0 (S_DATA), .A1 (n_59), .B0 (n_67), .Y
       (n_14));
  AOI21XLHVT g1887__9945(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (n_4), .Y (n_13));
  NAND2XLHVT g1888__2883(.A (n_2), .B (n_3), .Y (n_16));
  NOR2BX1HVT g1889__2346(.AN (n_3), .B (Prescale[0]), .Y (n_15));
  NAND3BXLHVT g1890__1666(.AN (bit_count[0]), .B (bit_count[1]), .C
       (n_8), .Y (n_9));
  XNOR2X1HVT g1891__7410(.A (Prescale[2]), .B (edge_count[2]), .Y
       (n_12));
  NAND3BXLHVT g1892__6417(.AN (bit_count[1]), .B (bit_count[0]), .C
       (n_8), .Y (n_11));
  XNOR2X1HVT g1893__5477(.A (Prescale[0]), .B (edge_count[0]), .Y
       (n_10));
  NOR2X1HVT g1895__2398(.A (Prescale[1]), .B (edge_count[1]), .Y (n_7));
  NOR2BX1HVT g1896__5107(.AN (bit_count[3]), .B (bit_count[2]), .Y
       (n_8));
  INVXLHVT g1897(.A (n_4), .Y (n_5));
  OR2XLHVT g1898__6260(.A (bit_count[0]), .B (bit_count[1]), .Y (n_6));
  NOR2XLHVT g1899__4319(.A (Prescale[0]), .B (Prescale[1]), .Y (n_4));
  NOR2XLHVT g1900__8428(.A (Prescale[1]), .B (Prescale[2]), .Y (n_3));
  INVX1HVT g1901(.A (Prescale[3]), .Y (n_2));
  INVXLHVT g1902(.A (Prescale[1]), .Y (n_1));
  NOR3BX1HVT g1186__5526(.AN (n_8), .B (n_6), .C (n_41), .Y (n_0));
  DFFRX1HVT \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_48), .Q
       (current_state[1]), .QN (n_52));
endmodule

module UART_RX(CLK, RST, RX_IN, parity_enable, parity_type, Prescale,
     P_DATA, data_valid, parity_error, framing_error);
  input CLK, RST, RX_IN, parity_enable, parity_type;
  input [5:0] Prescale;
  output [7:0] P_DATA;
  output data_valid, parity_error, framing_error;
  wire CLK, RST, RX_IN, parity_enable, parity_type;
  wire [5:0] Prescale;
  wire [7:0] P_DATA;
  wire data_valid, parity_error, framing_error;
  wire [5:0] edge_count;
  wire [3:0] bit_count;
  wire UNCONNECTED_HIER_Z, dat_samp_en, deser_en, edge_bit_en,
       par_chk_en, sampled_bit, stp_chk_en, strt_chk_en;
  wire strt_glitch;
  data_sampling U0_data_sampling(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale ({Prescale[5:1], UNCONNECTED_HIER_Z}),
       .edge_count (edge_count), .Enable (dat_samp_en), .sampled_bit
       (sampled_bit));
  deserializer_DATA_WIDTH8 U0_deserializer(.CLK (CLK), .RST (RST),
       .sampled_bit (sampled_bit), .Enable (deser_en), .edge_count
       (edge_count), .Prescale (Prescale), .P_DATA (P_DATA));
  edge_bit_counter U0_edge_bit_counter(.CLK (CLK), .RST (RST), .Enable
       (edge_bit_en), .Prescale (Prescale), .bit_count (bit_count),
       .edge_count (edge_count));
  par_chk_DATA_WIDTH8 U0_par_chk(.CLK (CLK), .RST (RST), .parity_type
       (parity_type), .sampled_bit (sampled_bit), .Enable (par_chk_en),
       .P_DATA (P_DATA), .par_err (parity_error));
  stp_chk U0_stp_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (stp_chk_en), .stp_err (framing_error));
  strt_chk U0_strt_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (strt_chk_en), .strt_glitch
       (strt_glitch));
  uart_rx_fsm_DATA_WIDTH8 U0_uart_fsm(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale (Prescale), .parity_enable (parity_enable),
       .bit_count (bit_count), .edge_count (edge_count), .par_err
       (parity_error), .stp_err (framing_error), .strt_glitch
       (strt_glitch), .strt_chk_en (strt_chk_en), .edge_bit_en
       (edge_bit_en), .deser_en (deser_en), .par_chk_en (par_chk_en),
       .stp_chk_en (stp_chk_en), .dat_samp_en (dat_samp_en),
       .data_valid (data_valid));
endmodule

module Serializer_WIDTH8(CLK, RST, DATA, Enable, Busy, Data_Valid,
     ser_out, ser_done);
  input CLK, RST, Enable, Busy, Data_Valid;
  input [7:0] DATA;
  output ser_out, ser_done;
  wire CLK, RST, Enable, Busy, Data_Valid;
  wire [7:0] DATA;
  wire ser_out, ser_done;
  wire [2:0] ser_count;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_25;
  wire n_40;
  AND3XLHVT g399__6783(.A (ser_count[0]), .B (ser_count[1]), .C
       (ser_count[2]), .Y (ser_done));
  DFFRHQX1HVT \ser_count_reg[2] (.RN (RST), .CK (CLK), .D (n_25), .Q
       (ser_count[2]));
  DFFRHQX1HVT \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (n_21), .Q
       (DATA_V[1]));
  DFFRHQX1HVT \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (n_22), .Q
       (DATA_V[6]));
  DFFRHQX1HVT \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (n_19), .Q
       (ser_out));
  DFFRHQX1HVT \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (n_24), .Q
       (DATA_V[2]));
  AND2XLHVT g657__3680(.A (n_17), .B (Enable), .Y (n_25));
  DFFRHQX1HVT \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (n_20), .Q
       (DATA_V[4]));
  DFFRHQX1HVT \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (n_23), .Q
       (DATA_V[3]));
  DFFRHQX1HVT \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (n_18), .Q
       (DATA_V[5]));
  OAI2BB1X1HVT g661__1617(.A0N (n_4), .A1N (DATA_V[2]), .B0 (n_13), .Y
       (n_24));
  OAI2BB1X1HVT g662__2802(.A0N (n_4), .A1N (DATA_V[3]), .B0 (n_9), .Y
       (n_23));
  OAI2BB1X1HVT g663__1705(.A0N (n_4), .A1N (DATA_V[6]), .B0 (n_14), .Y
       (n_22));
  DFFRHQX1HVT \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (n_40), .Q
       (DATA_V[7]));
  DFFRHQX1HVT \ser_count_reg[1] (.RN (RST), .CK (CLK), .D (n_12), .Q
       (ser_count[1]));
  OAI2BB1X1HVT g666__5122(.A0N (n_4), .A1N (DATA_V[1]), .B0 (n_8), .Y
       (n_21));
  OAI2BB1X1HVT g667__8246(.A0N (n_4), .A1N (DATA_V[4]), .B0 (n_10), .Y
       (n_20));
  OAI2BB1X1HVT g668__7098(.A0N (n_4), .A1N (ser_out), .B0 (n_16), .Y
       (n_19));
  OAI2BB1X1HVT g669__6131(.A0N (n_4), .A1N (DATA_V[5]), .B0 (n_11), .Y
       (n_18));
  XNOR2X1HVT g670__1881(.A (ser_count[2]), .B (n_3), .Y (n_17));
  AOI22X1HVT g671__5115(.A0 (n_5), .A1 (DATA_V[1]), .B0 (DATA[0]), .B1
       (n_2), .Y (n_16));
  AOI22X1HVT g673__4733(.A0 (n_5), .A1 (DATA_V[7]), .B0 (DATA[6]), .B1
       (n_2), .Y (n_14));
  AOI22X1HVT g674__6161(.A0 (n_5), .A1 (DATA_V[3]), .B0 (DATA[2]), .B1
       (n_2), .Y (n_13));
  INVXLHVT g675(.A (n_7), .Y (n_12));
  AOI22X1HVT g676__9315(.A0 (n_5), .A1 (DATA_V[6]), .B0 (DATA[5]), .B1
       (n_2), .Y (n_11));
  AOI22X1HVT g677__9945(.A0 (n_5), .A1 (DATA_V[5]), .B0 (DATA[4]), .B1
       (n_2), .Y (n_10));
  AOI22X1HVT g678__2883(.A0 (n_5), .A1 (DATA_V[4]), .B0 (DATA[3]), .B1
       (n_2), .Y (n_9));
  AOI22X1HVT g679__2346(.A0 (n_5), .A1 (DATA_V[2]), .B0 (DATA[1]), .B1
       (n_2), .Y (n_8));
  OAI211X1HVT g680__1666(.A0 (ser_count[1]), .A1 (ser_count[0]), .B0
       (n_3), .C0 (Enable), .Y (n_7));
  DFFRHQX1HVT \ser_count_reg[0] (.RN (RST), .CK (CLK), .D (n_1), .Q
       (ser_count[0]));
  NOR2X1HVT g683__6417(.A (n_2), .B (n_0), .Y (n_5));
  NOR2X1HVT g684__5477(.A (n_2), .B (Enable), .Y (n_4));
  NAND2X1HVT g685__2398(.A (ser_count[1]), .B (ser_count[0]), .Y (n_3));
  NOR2X1HVT g686__5107(.A (ser_count[0]), .B (n_0), .Y (n_1));
  NOR2BX1HVT g687__6260(.AN (Data_Valid), .B (Busy), .Y (n_2));
  INVX1HVT g688(.A (Enable), .Y (n_0));
  AO22XLHVT g2(.A0 (DATA[7]), .A1 (n_2), .B0 (n_4), .B1 (DATA_V[7]), .Y
       (n_40));
endmodule

module uart_tx_fsm(CLK, RST, Data_Valid, ser_done, parity_enable,
     Ser_enable, mux_sel, busy);
  input CLK, RST, Data_Valid, ser_done, parity_enable;
  output Ser_enable, busy;
  output [1:0] mux_sel;
  wire CLK, RST, Data_Valid, ser_done, parity_enable;
  wire Ser_enable, busy;
  wire [1:0] mux_sel;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_14, n_17, n_21;
  INVX1HVT g330(.A (n_21), .Y (Ser_enable));
  INVXLHVT g329(.A (Data_Valid), .Y (n_10));
  OAI211X1HVT g412__4319(.A0 (n_6), .A1 (n_7), .B0 (n_14), .C0 (n_17),
       .Y (mux_sel[0]));
  DFFRHQX1HVT busy_reg(.RN (RST), .CK (CLK), .D (n_9), .Q (busy));
  OR2X1HVT g414__8428(.A (ser_done), .B (n_17), .Y (n_21));
  AOI2BB1X1HVT g415__5526(.A0N (current_state[1]), .A1N (n_6), .B0
       (current_state[0]), .Y (mux_sel[1]));
  NAND2X1HVT g416__6783(.A (current_state[1]), .B (n_8), .Y (n_17));
  NAND2BXLHVT g417__3680(.AN (n_8), .B (n_7), .Y (n_9));
  OR3X1HVT g418__1617(.A (current_state[0]), .B (current_state[2]), .C
       (current_state[1]), .Y (n_14));
  NOR2BX1HVT g419__2802(.AN (current_state[0]), .B (current_state[2]),
       .Y (n_8));
  NAND2BX1HVT g420__1705(.AN (current_state[0]), .B (current_state[1]),
       .Y (n_7));
  DFFRHQX1HVT \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_5), .Q
       (current_state[0]));
  OAI221X1HVT g394__5122(.A0 (current_state[1]), .A1 (n_3), .B0 (n_10),
       .B1 (n_14), .C0 (n_21), .Y (n_5));
  OAI32X1HVT g395__8246(.A0 (parity_enable), .A1 (n_0), .A2 (n_17), .B0
       (n_1), .B1 (n_3), .Y (n_4));
  DFFRHQX1HVT \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_2), .Q
       (current_state[1]));
  INVXLHVT g397(.A (n_3), .Y (n_2));
  NAND2BX1HVT g398__7098(.AN (current_state[2]), .B (n_14), .Y (n_3));
  NAND2X1HVT g399__6131(.A (current_state[1]), .B (n_17), .Y (n_1));
  INVXLHVT g400(.A (ser_done), .Y (n_0));
  DFFRX1HVT \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_4), .Q
       (current_state[2]), .QN (n_6));
endmodule

module mux(CLK, RST, IN_0, IN_1, IN_2, IN_3, SEL, OUT);
  input CLK, RST, IN_0, IN_1, IN_2, IN_3;
  input [1:0] SEL;
  output OUT;
  wire CLK, RST, IN_0, IN_1, IN_2, IN_3;
  wire [1:0] SEL;
  wire OUT;
  wire n_0, n_1;
  DFFRHQX1HVT OUT_reg(.RN (RST), .CK (CLK), .D (n_1), .Q (OUT));
  OAI2BB1X1HVT g40__1881(.A0N (IN_2), .A1N (SEL[1]), .B0 (n_0), .Y
       (n_1));
  OAI21X1HVT g41__5115(.A0 (IN_1), .A1 (SEL[1]), .B0 (SEL[0]), .Y
       (n_0));
endmodule

module parity_calc_WIDTH8(CLK, RST, parity_enable, parity_type, Busy,
     DATA, Data_Valid, parity);
  input CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  input [7:0] DATA;
  output parity;
  wire CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  wire [7:0] DATA;
  wire parity;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9;
  SDFFRHQX1HVT parity_reg(.RN (RST), .CK (CLK), .D (parity), .SI (n_9),
       .SE (parity_enable), .Q (parity));
  XNOR2X1HVT g221__7482(.A (parity_type), .B (n_8), .Y (n_9));
  XNOR2X1HVT g222__4733(.A (n_7), .B (n_6), .Y (n_8));
  SDFFRHQX1HVT \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (DATA[4]), .SI
       (DATA_V[4]), .SE (n_1), .Q (DATA_V[4]));
  SDFFRHQX1HVT \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (DATA[3]), .SI
       (DATA_V[3]), .SE (n_1), .Q (DATA_V[3]));
  SDFFRHQX1HVT \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (DATA[2]), .SI
       (DATA_V[2]), .SE (n_1), .Q (DATA_V[2]));
  SDFFRHQX1HVT \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (DATA[5]), .SI
       (DATA_V[5]), .SE (n_1), .Q (DATA_V[5]));
  SDFFRHQX1HVT \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (DATA[6]), .SI
       (DATA_V[6]), .SE (n_1), .Q (DATA_V[6]));
  XNOR2X1HVT g228__6161(.A (n_5), .B (n_4), .Y (n_7));
  XNOR2X1HVT g229__9315(.A (n_3), .B (n_2), .Y (n_6));
  SDFFRHQX1HVT \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (DATA[7]), .SI
       (DATA_V[7]), .SE (n_1), .Q (DATA_V[7]));
  SDFFRHQX1HVT \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (DATA[0]), .SI
       (DATA_V[0]), .SE (n_1), .Q (DATA_V[0]));
  SDFFRHQX1HVT \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (DATA[1]), .SI
       (DATA_V[1]), .SE (n_1), .Q (DATA_V[1]));
  XNOR2X1HVT g233__9945(.A (DATA_V[0]), .B (DATA_V[7]), .Y (n_5));
  XNOR2X1HVT g234__2883(.A (DATA_V[2]), .B (DATA_V[4]), .Y (n_4));
  XNOR2X1HVT g235__2346(.A (DATA_V[1]), .B (DATA_V[6]), .Y (n_3));
  XNOR2X1HVT g236__1666(.A (DATA_V[3]), .B (DATA_V[5]), .Y (n_2));
  OR2X1HVT g237__7410(.A (n_0), .B (Busy), .Y (n_1));
  INVXLHVT g238(.A (Data_Valid), .Y (n_0));
endmodule

module UART_TX_DATA_WIDTH8(CLK, RST, P_DATA, Data_Valid, parity_enable,
     parity_type, TX_OUT, busy);
  input CLK, RST, Data_Valid, parity_enable, parity_type;
  input [7:0] P_DATA;
  output TX_OUT, busy;
  wire CLK, RST, Data_Valid, parity_enable, parity_type;
  wire [7:0] P_DATA;
  wire TX_OUT, busy;
  wire [1:0] mux_sel;
  wire UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1, parity, ser_data,
       seriz_done, seriz_en;
  Serializer_WIDTH8 U0_Serializer(.CLK (CLK), .RST (RST), .DATA
       (P_DATA), .Enable (seriz_en), .Busy (busy), .Data_Valid
       (Data_Valid), .ser_out (ser_data), .ser_done (seriz_done));
  uart_tx_fsm U0_fsm(.CLK (CLK), .RST (RST), .Data_Valid (Data_Valid),
       .ser_done (seriz_done), .parity_enable (parity_enable),
       .Ser_enable (seriz_en), .mux_sel (mux_sel), .busy (busy));
  mux U0_mux(.CLK (CLK), .RST (RST), .IN_0 (UNCONNECTED_HIER_Z0), .IN_1
       (ser_data), .IN_2 (parity), .IN_3 (UNCONNECTED_HIER_Z1), .SEL
       (mux_sel), .OUT (TX_OUT));
  parity_calc_WIDTH8 U0_parity_calc(.CLK (CLK), .RST (RST),
       .parity_enable (parity_enable), .parity_type (parity_type),
       .Busy (busy), .DATA (P_DATA), .Data_Valid (Data_Valid), .parity
       (parity));
endmodule

module UART(RST, TX_CLK, RX_CLK, RX_IN_S, RX_OUT_P, RX_OUT_V, TX_IN_P,
     TX_IN_V, TX_OUT_S, TX_OUT_V, Prescale, parity_enable, parity_type,
     parity_error, framing_error);
  input RST, TX_CLK, RX_CLK, RX_IN_S, TX_IN_V, parity_enable,
       parity_type;
  input [7:0] TX_IN_P;
  input [5:0] Prescale;
  output [7:0] RX_OUT_P;
  output RX_OUT_V, TX_OUT_S, TX_OUT_V, parity_error, framing_error;
  wire RST, TX_CLK, RX_CLK, RX_IN_S, TX_IN_V, parity_enable,
       parity_type;
  wire [7:0] TX_IN_P;
  wire [5:0] Prescale;
  wire [7:0] RX_OUT_P;
  wire RX_OUT_V, TX_OUT_S, TX_OUT_V, parity_error, framing_error;
  UART_RX U0_UART_RX(.CLK (RX_CLK), .RST (RST), .RX_IN (RX_IN_S),
       .parity_enable (parity_enable), .parity_type (parity_type),
       .Prescale (Prescale), .P_DATA (RX_OUT_P), .data_valid
       (RX_OUT_V), .parity_error (parity_error), .framing_error
       (framing_error));
  UART_TX_DATA_WIDTH8 U0_UART_TX(.CLK (TX_CLK), .RST (RST), .P_DATA
       (TX_IN_P), .Data_Valid (TX_IN_V), .parity_enable
       (parity_enable), .parity_type (parity_type), .TX_OUT (TX_OUT_S),
       .busy (TX_OUT_V));
endmodule

