@line:3737  Cycle @3.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00000 | ongoing: 0
@line:128   Cycle @4.00: [d]	raw: 0x000007b7  | addr: 0x00000 |
@line:273   Cycle @4.00: [d]	u.lui.0110111    | rd: x15      |               |               |imm: 0x0
@line:3737  Cycle @4.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00004 | ongoing: 1
@line:128   Cycle @5.00: [d]	raw: 0x0b878793  | addr: 0x00004 |
@line:503   Cycle @5.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0xb8
@line:3266  Cycle @5.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @5.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @5.00: [e]	pc: 0x00000000   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @5.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:3395  Cycle @5.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:3633  Cycle @5.00: [e]	own x15          |
@line:3737  Cycle @5.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00008 | ongoing: 1
@line:3840  Cycle @5.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @6.00: [d]	raw: 0x19078693  | addr: 0x00008 |
@line:503   Cycle @6.00: [d]	i.addi.0010011   | rd: x13      | rs1: x15      |               |imm: 0x190
@line:3266  Cycle @6.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @6.00: [e]	exe_bypass.reg: x15 | .data: 00000000
@line:3383  Cycle @6.00: [e]	pc: 0x00000004   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @6.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 000000b8 | result: 000000b8
@line:3395  Cycle @6.00: [e]	0x00000001       |a.a:00000000  |a.b:000000b8   | res: 000000b8 |
@line:3633  Cycle @6.00: [e]	own x15          |
@line:3737  Cycle @6.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0000c | ongoing: 1
@line:3840  Cycle @6.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00008000
@line:77    Cycle @7.00: [w]	writeback        | x15          | 0x00000000
@line:128   Cycle @7.00: [d]	raw: 0x00000513  | addr: 0x0000c |
@line:503   Cycle @7.00: [d]	i.addi.0010011   | rd: x10      | rs1: x00      |               |imm: 0x0
@line:3266  Cycle @7.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @7.00: [e]	exe_bypass.reg: x15 | .data: 000000b8
@line:3383  Cycle @7.00: [e]	pc: 0x00000008   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @7.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000190 | result: 00000248
@line:3395  Cycle @7.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000190   | res: 00000248 |
@line:3633  Cycle @7.00: [e]	own x13          |
@line:3737  Cycle @7.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00010 | ongoing: 1
@line:3840  Cycle @7.00: [W1]	ownning: 13      | releasing: 15| reg_onwrite[0]: 00000000
@line:77    Cycle @8.00: [w]	writeback        | x15          | 0x000000b8
@line:128   Cycle @8.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @8.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3266  Cycle @8.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @8.00: [e]	exe_bypass.reg: x13 | .data: 00000248
@line:3383  Cycle @8.00: [e]	pc: 0x0000000c   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @8.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:3395  Cycle @8.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:3633  Cycle @8.00: [e]	own x10          |
@line:3737  Cycle @8.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @8.00: [W1]	ownning: 10      | releasing: 15| reg_onwrite[0]: 0000a000
@line:77    Cycle @9.00: [w]	writeback        | x13          | 0x00000248
@line:128   Cycle @9.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @9.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @9.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @9.00: [e]	exe_bypass.reg: x10 | .data: 00000000
@line:3383  Cycle @9.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @9.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000000 | result: 000000b8
@line:3395  Cycle @9.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000000   | res: 000000b8 |
@line:3574  Cycle @9.00: [e]	mem-read         | addr: 0x000b8| line: 0x00000 |
@line:3633  Cycle @9.00: [e]	own x14          |
@line:3737  Cycle @9.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @9.00: [W1]	ownning: 14      | releasing: 13| reg_onwrite[0]: 00002400
@line:77    Cycle @10.00: [w]	writeback        | x10          | 0x00000000
@line:128   Cycle @10.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @10.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @10.00: [m]	mem.rdata        | 0x255c
@line:2403  Cycle @10.00: [m]	mem.bypass       | x14 = 0x255c
@line:3266  Cycle @10.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:3268  Cycle @10.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @10.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @10.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000004 | result: 000000bc
@line:3395  Cycle @10.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000004   | res: 000000bc |
@line:3633  Cycle @10.00: [e]	own x15          |
@line:3737  Cycle @10.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @10.00: [W1]	ownning: 15      | releasing: 10| reg_onwrite[0]: 00004400
@line:77    Cycle @11.00: [w]	writeback        | x14          | 0x0000255c
@line:128   Cycle @11.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @11.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @11.00: [e]	mem_bypass.reg: x14 | .data: 0000255c
@line:3268  Cycle @11.00: [e]	exe_bypass.reg: x15 | .data: 000000bc
@line:3383  Cycle @11.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @11.00: [e]	0x00000001       | a: 00000000  | b: 0000255c   | imm: 00000000 | result: 0000255c
@line:3395  Cycle @11.00: [e]	0x00000001       |a.a:00000000  |a.b:0000255c   | res: 0000255c |
@line:3633  Cycle @11.00: [e]	own x10          |
@line:3737  Cycle @11.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @11.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @12.00: [w]	writeback        | x15          | 0x000000bc
@line:2631  Cycle @12.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @12.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:3268  Cycle @12.00: [e]	exe_bypass.reg: x10 | .data: 0000255c
@line:3383  Cycle @12.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @12.00: [e]	0x00000001       | a: 000000bc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @12.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @12.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @12.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @12.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @13.00: [w]	writeback        | x10          | 0x0000255c
@line:128   Cycle @13.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @13.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @13.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @13.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @14.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @14.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @14.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:3268  Cycle @14.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @14.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @14.00: [e]	0x00000001       | a: 000000bc  | b: 00000000   | imm: 00000000 | result: 000000bc
@line:3395  Cycle @14.00: [e]	0x00000001       |a.a:000000bc  |a.b:00000000   | res: 000000bc |
@line:3574  Cycle @14.00: [e]	mem-read         | addr: 0x000bc| line: 0x00001 |
@line:3633  Cycle @14.00: [e]	own x14          |
@line:3737  Cycle @14.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @14.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @15.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @15.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @15.00: [m]	mem.rdata        | 0x41b
@line:2403  Cycle @15.00: [m]	mem.bypass       | x14 = 0x41b
@line:3266  Cycle @15.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:3268  Cycle @15.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @15.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @15.00: [e]	0x00000001       | a: 000000bc  | b: 00000000   | imm: 00000004 | result: 000000c0
@line:3395  Cycle @15.00: [e]	0x00000001       |a.a:000000bc  |a.b:00000004   | res: 000000c0 |
@line:3633  Cycle @15.00: [e]	own x15          |
@line:3737  Cycle @15.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @15.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @16.00: [w]	writeback        | x14          | 0x0000041b
@line:128   Cycle @16.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @16.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @16.00: [e]	mem_bypass.reg: x14 | .data: 0000041b
@line:3268  Cycle @16.00: [e]	exe_bypass.reg: x15 | .data: 000000c0
@line:3383  Cycle @16.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @16.00: [e]	0x00000001       | a: 0000255c  | b: 0000041b   | imm: 00000000 | result: 00002977
@line:3395  Cycle @16.00: [e]	0x00000001       |a.a:0000255c  |a.b:0000041b   | res: 00002977 |
@line:3633  Cycle @16.00: [e]	own x10          |
@line:3737  Cycle @16.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @16.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @17.00: [w]	writeback        | x15          | 0x000000c0
@line:2631  Cycle @17.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @17.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:3268  Cycle @17.00: [e]	exe_bypass.reg: x10 | .data: 00002977
@line:3383  Cycle @17.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @17.00: [e]	0x00000001       | a: 000000c0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @17.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @17.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @17.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @17.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @18.00: [w]	writeback        | x10          | 0x00002977
@line:128   Cycle @18.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @18.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @18.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @18.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @19.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @19.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @19.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:3268  Cycle @19.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @19.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @19.00: [e]	0x00000001       | a: 000000c0  | b: 00000000   | imm: 00000000 | result: 000000c0
@line:3395  Cycle @19.00: [e]	0x00000001       |a.a:000000c0  |a.b:00000000   | res: 000000c0 |
@line:3574  Cycle @19.00: [e]	mem-read         | addr: 0x000c0| line: 0x00002 |
@line:3633  Cycle @19.00: [e]	own x14          |
@line:3737  Cycle @19.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @19.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @20.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @20.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @20.00: [m]	mem.rdata        | 0x2107
@line:2403  Cycle @20.00: [m]	mem.bypass       | x14 = 0x2107
@line:3266  Cycle @20.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:3268  Cycle @20.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @20.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @20.00: [e]	0x00000001       | a: 000000c0  | b: 00000000   | imm: 00000004 | result: 000000c4
@line:3395  Cycle @20.00: [e]	0x00000001       |a.a:000000c0  |a.b:00000004   | res: 000000c4 |
@line:3633  Cycle @20.00: [e]	own x15          |
@line:3737  Cycle @20.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @20.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @21.00: [w]	writeback        | x14          | 0x00002107
@line:128   Cycle @21.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @21.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @21.00: [e]	mem_bypass.reg: x14 | .data: 00002107
@line:3268  Cycle @21.00: [e]	exe_bypass.reg: x15 | .data: 000000c4
@line:3383  Cycle @21.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @21.00: [e]	0x00000001       | a: 00002977  | b: 00002107   | imm: 00000000 | result: 00004a7e
@line:3395  Cycle @21.00: [e]	0x00000001       |a.a:00002977  |a.b:00002107   | res: 00004a7e |
@line:3633  Cycle @21.00: [e]	own x10          |
@line:3737  Cycle @21.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @21.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @22.00: [w]	writeback        | x15          | 0x000000c4
@line:2631  Cycle @22.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @22.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:3268  Cycle @22.00: [e]	exe_bypass.reg: x10 | .data: 00004a7e
@line:3383  Cycle @22.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @22.00: [e]	0x00000001       | a: 000000c4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @22.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @22.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @22.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @22.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @23.00: [w]	writeback        | x10          | 0x00004a7e
@line:128   Cycle @23.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @23.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @23.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @23.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @24.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @24.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @24.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:3268  Cycle @24.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @24.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @24.00: [e]	0x00000001       | a: 000000c4  | b: 00000000   | imm: 00000000 | result: 000000c4
@line:3395  Cycle @24.00: [e]	0x00000001       |a.a:000000c4  |a.b:00000000   | res: 000000c4 |
@line:3574  Cycle @24.00: [e]	mem-read         | addr: 0x000c4| line: 0x00003 |
@line:3633  Cycle @24.00: [e]	own x14          |
@line:3737  Cycle @24.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @24.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @25.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @25.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @25.00: [m]	mem.rdata        | 0x2380
@line:2403  Cycle @25.00: [m]	mem.bypass       | x14 = 0x2380
@line:3266  Cycle @25.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:3268  Cycle @25.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @25.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @25.00: [e]	0x00000001       | a: 000000c4  | b: 00000000   | imm: 00000004 | result: 000000c8
@line:3395  Cycle @25.00: [e]	0x00000001       |a.a:000000c4  |a.b:00000004   | res: 000000c8 |
@line:3633  Cycle @25.00: [e]	own x15          |
@line:3737  Cycle @25.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @25.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @26.00: [w]	writeback        | x14          | 0x00002380
@line:128   Cycle @26.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @26.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @26.00: [e]	mem_bypass.reg: x14 | .data: 00002380
@line:3268  Cycle @26.00: [e]	exe_bypass.reg: x15 | .data: 000000c8
@line:3383  Cycle @26.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @26.00: [e]	0x00000001       | a: 00004a7e  | b: 00002380   | imm: 00000000 | result: 00006dfe
@line:3395  Cycle @26.00: [e]	0x00000001       |a.a:00004a7e  |a.b:00002380   | res: 00006dfe |
@line:3633  Cycle @26.00: [e]	own x10          |
@line:3737  Cycle @26.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @26.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @27.00: [w]	writeback        | x15          | 0x000000c8
@line:2631  Cycle @27.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @27.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:3268  Cycle @27.00: [e]	exe_bypass.reg: x10 | .data: 00006dfe
@line:3383  Cycle @27.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @27.00: [e]	0x00000001       | a: 000000c8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @27.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @27.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @27.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @27.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @28.00: [w]	writeback        | x10          | 0x00006dfe
@line:128   Cycle @28.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @28.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @28.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @28.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @29.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @29.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @29.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:3268  Cycle @29.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @29.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @29.00: [e]	0x00000001       | a: 000000c8  | b: 00000000   | imm: 00000000 | result: 000000c8
@line:3395  Cycle @29.00: [e]	0x00000001       |a.a:000000c8  |a.b:00000000   | res: 000000c8 |
@line:3574  Cycle @29.00: [e]	mem-read         | addr: 0x000c8| line: 0x00004 |
@line:3633  Cycle @29.00: [e]	own x14          |
@line:3737  Cycle @29.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @29.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @30.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @30.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @30.00: [m]	mem.rdata        | 0xc1c
@line:2403  Cycle @30.00: [m]	mem.bypass       | x14 = 0xc1c
@line:3266  Cycle @30.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:3268  Cycle @30.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @30.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @30.00: [e]	0x00000001       | a: 000000c8  | b: 00000000   | imm: 00000004 | result: 000000cc
@line:3395  Cycle @30.00: [e]	0x00000001       |a.a:000000c8  |a.b:00000004   | res: 000000cc |
@line:3633  Cycle @30.00: [e]	own x15          |
@line:3737  Cycle @30.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @30.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @31.00: [w]	writeback        | x14          | 0x00000c1c
@line:128   Cycle @31.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @31.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @31.00: [e]	mem_bypass.reg: x14 | .data: 00000c1c
@line:3268  Cycle @31.00: [e]	exe_bypass.reg: x15 | .data: 000000cc
@line:3383  Cycle @31.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @31.00: [e]	0x00000001       | a: 00006dfe  | b: 00000c1c   | imm: 00000000 | result: 00007a1a
@line:3395  Cycle @31.00: [e]	0x00000001       |a.a:00006dfe  |a.b:00000c1c   | res: 00007a1a |
@line:3633  Cycle @31.00: [e]	own x10          |
@line:3737  Cycle @31.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @31.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @32.00: [w]	writeback        | x15          | 0x000000cc
@line:2631  Cycle @32.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @32.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:3268  Cycle @32.00: [e]	exe_bypass.reg: x10 | .data: 00007a1a
@line:3383  Cycle @32.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @32.00: [e]	0x00000001       | a: 000000cc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @32.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @32.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @32.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @32.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @33.00: [w]	writeback        | x10          | 0x00007a1a
@line:128   Cycle @33.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @33.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @33.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @33.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @34.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @34.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @34.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:3268  Cycle @34.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @34.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @34.00: [e]	0x00000001       | a: 000000cc  | b: 00000000   | imm: 00000000 | result: 000000cc
@line:3395  Cycle @34.00: [e]	0x00000001       |a.a:000000cc  |a.b:00000000   | res: 000000cc |
@line:3574  Cycle @34.00: [e]	mem-read         | addr: 0x000cc| line: 0x00005 |
@line:3633  Cycle @34.00: [e]	own x14          |
@line:3737  Cycle @34.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @34.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @35.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @35.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @35.00: [m]	mem.rdata        | 0x1440
@line:2403  Cycle @35.00: [m]	mem.bypass       | x14 = 0x1440
@line:3266  Cycle @35.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:3268  Cycle @35.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @35.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @35.00: [e]	0x00000001       | a: 000000cc  | b: 00000000   | imm: 00000004 | result: 000000d0
@line:3395  Cycle @35.00: [e]	0x00000001       |a.a:000000cc  |a.b:00000004   | res: 000000d0 |
@line:3633  Cycle @35.00: [e]	own x15          |
@line:3737  Cycle @35.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @35.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @36.00: [w]	writeback        | x14          | 0x00001440
@line:128   Cycle @36.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @36.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @36.00: [e]	mem_bypass.reg: x14 | .data: 00001440
@line:3268  Cycle @36.00: [e]	exe_bypass.reg: x15 | .data: 000000d0
@line:3383  Cycle @36.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @36.00: [e]	0x00000001       | a: 00007a1a  | b: 00001440   | imm: 00000000 | result: 00008e5a
@line:3395  Cycle @36.00: [e]	0x00000001       |a.a:00007a1a  |a.b:00001440   | res: 00008e5a |
@line:3633  Cycle @36.00: [e]	own x10          |
@line:3737  Cycle @36.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @36.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @37.00: [w]	writeback        | x15          | 0x000000d0
@line:2631  Cycle @37.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @37.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:3268  Cycle @37.00: [e]	exe_bypass.reg: x10 | .data: 00008e5a
@line:3383  Cycle @37.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @37.00: [e]	0x00000001       | a: 000000d0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @37.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @37.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @37.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @37.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @38.00: [w]	writeback        | x10          | 0x00008e5a
@line:128   Cycle @38.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @38.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @38.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @38.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @39.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @39.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @39.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:3268  Cycle @39.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @39.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @39.00: [e]	0x00000001       | a: 000000d0  | b: 00000000   | imm: 00000000 | result: 000000d0
@line:3395  Cycle @39.00: [e]	0x00000001       |a.a:000000d0  |a.b:00000000   | res: 000000d0 |
@line:3574  Cycle @39.00: [e]	mem-read         | addr: 0x000d0| line: 0x00006 |
@line:3633  Cycle @39.00: [e]	own x14          |
@line:3737  Cycle @39.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @39.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @40.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @40.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @40.00: [m]	mem.rdata        | 0x28aa
@line:2403  Cycle @40.00: [m]	mem.bypass       | x14 = 0x28aa
@line:3266  Cycle @40.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:3268  Cycle @40.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @40.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @40.00: [e]	0x00000001       | a: 000000d0  | b: 00000000   | imm: 00000004 | result: 000000d4
@line:3395  Cycle @40.00: [e]	0x00000001       |a.a:000000d0  |a.b:00000004   | res: 000000d4 |
@line:3633  Cycle @40.00: [e]	own x15          |
@line:3737  Cycle @40.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @40.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @41.00: [w]	writeback        | x14          | 0x000028aa
@line:128   Cycle @41.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @41.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @41.00: [e]	mem_bypass.reg: x14 | .data: 000028aa
@line:3268  Cycle @41.00: [e]	exe_bypass.reg: x15 | .data: 000000d4
@line:3383  Cycle @41.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @41.00: [e]	0x00000001       | a: 00008e5a  | b: 000028aa   | imm: 00000000 | result: 0000b704
@line:3395  Cycle @41.00: [e]	0x00000001       |a.a:00008e5a  |a.b:000028aa   | res: 0000b704 |
@line:3633  Cycle @41.00: [e]	own x10          |
@line:3737  Cycle @41.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @41.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @42.00: [w]	writeback        | x15          | 0x000000d4
@line:2631  Cycle @42.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @42.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:3268  Cycle @42.00: [e]	exe_bypass.reg: x10 | .data: 0000b704
@line:3383  Cycle @42.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @42.00: [e]	0x00000001       | a: 000000d4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @42.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @42.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @42.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @42.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @43.00: [w]	writeback        | x10          | 0x0000b704
@line:128   Cycle @43.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @43.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @43.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @43.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @44.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @44.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @44.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:3268  Cycle @44.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @44.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @44.00: [e]	0x00000001       | a: 000000d4  | b: 00000000   | imm: 00000000 | result: 000000d4
@line:3395  Cycle @44.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000000   | res: 000000d4 |
@line:3574  Cycle @44.00: [e]	mem-read         | addr: 0x000d4| line: 0x00007 |
@line:3633  Cycle @44.00: [e]	own x14          |
@line:3737  Cycle @44.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @44.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @45.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @45.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @45.00: [m]	mem.rdata        | 0x2dc1
@line:2403  Cycle @45.00: [m]	mem.bypass       | x14 = 0x2dc1
@line:3266  Cycle @45.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:3268  Cycle @45.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @45.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @45.00: [e]	0x00000001       | a: 000000d4  | b: 00000000   | imm: 00000004 | result: 000000d8
@line:3395  Cycle @45.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000004   | res: 000000d8 |
@line:3633  Cycle @45.00: [e]	own x15          |
@line:3737  Cycle @45.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @45.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @46.00: [w]	writeback        | x14          | 0x00002dc1
@line:128   Cycle @46.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @46.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @46.00: [e]	mem_bypass.reg: x14 | .data: 00002dc1
@line:3268  Cycle @46.00: [e]	exe_bypass.reg: x15 | .data: 000000d8
@line:3383  Cycle @46.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @46.00: [e]	0x00000001       | a: 0000b704  | b: 00002dc1   | imm: 00000000 | result: 0000e4c5
@line:3395  Cycle @46.00: [e]	0x00000001       |a.a:0000b704  |a.b:00002dc1   | res: 0000e4c5 |
@line:3633  Cycle @46.00: [e]	own x10          |
@line:3737  Cycle @46.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @46.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @47.00: [w]	writeback        | x15          | 0x000000d8
@line:2631  Cycle @47.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @47.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:3268  Cycle @47.00: [e]	exe_bypass.reg: x10 | .data: 0000e4c5
@line:3383  Cycle @47.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @47.00: [e]	0x00000001       | a: 000000d8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @47.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @47.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @47.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @47.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @48.00: [w]	writeback        | x10          | 0x0000e4c5
@line:128   Cycle @48.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @48.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @48.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @48.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @49.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @49.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @49.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:3268  Cycle @49.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @49.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @49.00: [e]	0x00000001       | a: 000000d8  | b: 00000000   | imm: 00000000 | result: 000000d8
@line:3395  Cycle @49.00: [e]	0x00000001       |a.a:000000d8  |a.b:00000000   | res: 000000d8 |
@line:3574  Cycle @49.00: [e]	mem-read         | addr: 0x000d8| line: 0x00008 |
@line:3633  Cycle @49.00: [e]	own x14          |
@line:3737  Cycle @49.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @49.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @50.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @50.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @50.00: [m]	mem.rdata        | 0x2723
@line:2403  Cycle @50.00: [m]	mem.bypass       | x14 = 0x2723
@line:3266  Cycle @50.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:3268  Cycle @50.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @50.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @50.00: [e]	0x00000001       | a: 000000d8  | b: 00000000   | imm: 00000004 | result: 000000dc
@line:3395  Cycle @50.00: [e]	0x00000001       |a.a:000000d8  |a.b:00000004   | res: 000000dc |
@line:3633  Cycle @50.00: [e]	own x15          |
@line:3737  Cycle @50.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @50.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @51.00: [w]	writeback        | x14          | 0x00002723
@line:128   Cycle @51.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @51.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @51.00: [e]	mem_bypass.reg: x14 | .data: 00002723
@line:3268  Cycle @51.00: [e]	exe_bypass.reg: x15 | .data: 000000dc
@line:3383  Cycle @51.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @51.00: [e]	0x00000001       | a: 0000e4c5  | b: 00002723   | imm: 00000000 | result: 00010be8
@line:3395  Cycle @51.00: [e]	0x00000001       |a.a:0000e4c5  |a.b:00002723   | res: 00010be8 |
@line:3633  Cycle @51.00: [e]	own x10          |
@line:3737  Cycle @51.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @51.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @52.00: [w]	writeback        | x15          | 0x000000dc
@line:2631  Cycle @52.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @52.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:3268  Cycle @52.00: [e]	exe_bypass.reg: x10 | .data: 00010be8
@line:3383  Cycle @52.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @52.00: [e]	0x00000001       | a: 000000dc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @52.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @52.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @52.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @52.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @53.00: [w]	writeback        | x10          | 0x00010be8
@line:128   Cycle @53.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @53.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @53.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @53.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @54.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @54.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @54.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:3268  Cycle @54.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @54.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @54.00: [e]	0x00000001       | a: 000000dc  | b: 00000000   | imm: 00000000 | result: 000000dc
@line:3395  Cycle @54.00: [e]	0x00000001       |a.a:000000dc  |a.b:00000000   | res: 000000dc |
@line:3574  Cycle @54.00: [e]	mem-read         | addr: 0x000dc| line: 0x00009 |
@line:3633  Cycle @54.00: [e]	own x14          |
@line:3737  Cycle @54.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @54.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @55.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @55.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @55.00: [m]	mem.rdata        | 0x1492
@line:2403  Cycle @55.00: [m]	mem.bypass       | x14 = 0x1492
@line:3266  Cycle @55.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:3268  Cycle @55.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @55.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @55.00: [e]	0x00000001       | a: 000000dc  | b: 00000000   | imm: 00000004 | result: 000000e0
@line:3395  Cycle @55.00: [e]	0x00000001       |a.a:000000dc  |a.b:00000004   | res: 000000e0 |
@line:3633  Cycle @55.00: [e]	own x15          |
@line:3737  Cycle @55.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @55.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @56.00: [w]	writeback        | x14          | 0x00001492
@line:128   Cycle @56.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @56.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @56.00: [e]	mem_bypass.reg: x14 | .data: 00001492
@line:3268  Cycle @56.00: [e]	exe_bypass.reg: x15 | .data: 000000e0
@line:3383  Cycle @56.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @56.00: [e]	0x00000001       | a: 00010be8  | b: 00001492   | imm: 00000000 | result: 0001207a
@line:3395  Cycle @56.00: [e]	0x00000001       |a.a:00010be8  |a.b:00001492   | res: 0001207a |
@line:3633  Cycle @56.00: [e]	own x10          |
@line:3737  Cycle @56.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @56.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @57.00: [w]	writeback        | x15          | 0x000000e0
@line:2631  Cycle @57.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @57.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @57.00: [e]	exe_bypass.reg: x10 | .data: 0001207a
@line:3383  Cycle @57.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @57.00: [e]	0x00000001       | a: 000000e0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @57.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @57.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @57.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @57.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @58.00: [w]	writeback        | x10          | 0x0001207a
@line:128   Cycle @58.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @58.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @58.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @58.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @59.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @59.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @59.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @59.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @59.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @59.00: [e]	0x00000001       | a: 000000e0  | b: 00000000   | imm: 00000000 | result: 000000e0
@line:3395  Cycle @59.00: [e]	0x00000001       |a.a:000000e0  |a.b:00000000   | res: 000000e0 |
@line:3574  Cycle @59.00: [e]	mem-read         | addr: 0x000e0| line: 0x0000a |
@line:3633  Cycle @59.00: [e]	own x14          |
@line:3737  Cycle @59.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @59.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @60.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @60.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @60.00: [m]	mem.rdata        | 0x217e
@line:2403  Cycle @60.00: [m]	mem.bypass       | x14 = 0x217e
@line:3266  Cycle @60.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @60.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @60.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @60.00: [e]	0x00000001       | a: 000000e0  | b: 00000000   | imm: 00000004 | result: 000000e4
@line:3395  Cycle @60.00: [e]	0x00000001       |a.a:000000e0  |a.b:00000004   | res: 000000e4 |
@line:3633  Cycle @60.00: [e]	own x15          |
@line:3737  Cycle @60.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @60.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @61.00: [w]	writeback        | x14          | 0x0000217e
@line:128   Cycle @61.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @61.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @61.00: [e]	mem_bypass.reg: x14 | .data: 0000217e
@line:3268  Cycle @61.00: [e]	exe_bypass.reg: x15 | .data: 000000e4
@line:3383  Cycle @61.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @61.00: [e]	0x00000001       | a: 0001207a  | b: 0000217e   | imm: 00000000 | result: 000141f8
@line:3395  Cycle @61.00: [e]	0x00000001       |a.a:0001207a  |a.b:0000217e   | res: 000141f8 |
@line:3633  Cycle @61.00: [e]	own x10          |
@line:3737  Cycle @61.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @61.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @62.00: [w]	writeback        | x15          | 0x000000e4
@line:2631  Cycle @62.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @62.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:3268  Cycle @62.00: [e]	exe_bypass.reg: x10 | .data: 000141f8
@line:3383  Cycle @62.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @62.00: [e]	0x00000001       | a: 000000e4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @62.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @62.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @62.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @62.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @63.00: [w]	writeback        | x10          | 0x000141f8
@line:128   Cycle @63.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @63.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @63.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @63.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @64.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @64.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @64.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:3268  Cycle @64.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @64.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @64.00: [e]	0x00000001       | a: 000000e4  | b: 00000000   | imm: 00000000 | result: 000000e4
@line:3395  Cycle @64.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000000   | res: 000000e4 |
@line:3574  Cycle @64.00: [e]	mem-read         | addr: 0x000e4| line: 0x0000b |
@line:3633  Cycle @64.00: [e]	own x14          |
@line:3737  Cycle @64.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @64.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @65.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @65.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @65.00: [m]	mem.rdata        | 0x39c
@line:2403  Cycle @65.00: [m]	mem.bypass       | x14 = 0x39c
@line:3266  Cycle @65.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:3268  Cycle @65.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @65.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @65.00: [e]	0x00000001       | a: 000000e4  | b: 00000000   | imm: 00000004 | result: 000000e8
@line:3395  Cycle @65.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000004   | res: 000000e8 |
@line:3633  Cycle @65.00: [e]	own x15          |
@line:3737  Cycle @65.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @65.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @66.00: [w]	writeback        | x14          | 0x0000039c
@line:128   Cycle @66.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @66.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @66.00: [e]	mem_bypass.reg: x14 | .data: 0000039c
@line:3268  Cycle @66.00: [e]	exe_bypass.reg: x15 | .data: 000000e8
@line:3383  Cycle @66.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @66.00: [e]	0x00000001       | a: 000141f8  | b: 0000039c   | imm: 00000000 | result: 00014594
@line:3395  Cycle @66.00: [e]	0x00000001       |a.a:000141f8  |a.b:0000039c   | res: 00014594 |
@line:3633  Cycle @66.00: [e]	own x10          |
@line:3737  Cycle @66.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @66.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @67.00: [w]	writeback        | x15          | 0x000000e8
@line:2631  Cycle @67.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @67.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:3268  Cycle @67.00: [e]	exe_bypass.reg: x10 | .data: 00014594
@line:3383  Cycle @67.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @67.00: [e]	0x00000001       | a: 000000e8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @67.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @67.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @67.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @67.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @68.00: [w]	writeback        | x10          | 0x00014594
@line:128   Cycle @68.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @68.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @68.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @68.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @69.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @69.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @69.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:3268  Cycle @69.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @69.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @69.00: [e]	0x00000001       | a: 000000e8  | b: 00000000   | imm: 00000000 | result: 000000e8
@line:3395  Cycle @69.00: [e]	0x00000001       |a.a:000000e8  |a.b:00000000   | res: 000000e8 |
@line:3574  Cycle @69.00: [e]	mem-read         | addr: 0x000e8| line: 0x0000c |
@line:3633  Cycle @69.00: [e]	own x14          |
@line:3737  Cycle @69.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @69.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @70.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @70.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @70.00: [m]	mem.rdata        | 0x1f9
@line:2403  Cycle @70.00: [m]	mem.bypass       | x14 = 0x1f9
@line:3266  Cycle @70.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:3268  Cycle @70.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @70.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @70.00: [e]	0x00000001       | a: 000000e8  | b: 00000000   | imm: 00000004 | result: 000000ec
@line:3395  Cycle @70.00: [e]	0x00000001       |a.a:000000e8  |a.b:00000004   | res: 000000ec |
@line:3633  Cycle @70.00: [e]	own x15          |
@line:3737  Cycle @70.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @70.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @71.00: [w]	writeback        | x14          | 0x000001f9
@line:128   Cycle @71.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @71.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @71.00: [e]	mem_bypass.reg: x14 | .data: 000001f9
@line:3268  Cycle @71.00: [e]	exe_bypass.reg: x15 | .data: 000000ec
@line:3383  Cycle @71.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @71.00: [e]	0x00000001       | a: 00014594  | b: 000001f9   | imm: 00000000 | result: 0001478d
@line:3395  Cycle @71.00: [e]	0x00000001       |a.a:00014594  |a.b:000001f9   | res: 0001478d |
@line:3633  Cycle @71.00: [e]	own x10          |
@line:3737  Cycle @71.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @71.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @72.00: [w]	writeback        | x15          | 0x000000ec
@line:2631  Cycle @72.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @72.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:3268  Cycle @72.00: [e]	exe_bypass.reg: x10 | .data: 0001478d
@line:3383  Cycle @72.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @72.00: [e]	0x00000001       | a: 000000ec  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @72.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @72.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @72.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @72.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @73.00: [w]	writeback        | x10          | 0x0001478d
@line:128   Cycle @73.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @73.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @73.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @73.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @74.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @74.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @74.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:3268  Cycle @74.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @74.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @74.00: [e]	0x00000001       | a: 000000ec  | b: 00000000   | imm: 00000000 | result: 000000ec
@line:3395  Cycle @74.00: [e]	0x00000001       |a.a:000000ec  |a.b:00000000   | res: 000000ec |
@line:3574  Cycle @74.00: [e]	mem-read         | addr: 0x000ec| line: 0x0000d |
@line:3633  Cycle @74.00: [e]	own x14          |
@line:3737  Cycle @74.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @74.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @75.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @75.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @75.00: [m]	mem.rdata        | 0x4c3
@line:2403  Cycle @75.00: [m]	mem.bypass       | x14 = 0x4c3
@line:3266  Cycle @75.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:3268  Cycle @75.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @75.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @75.00: [e]	0x00000001       | a: 000000ec  | b: 00000000   | imm: 00000004 | result: 000000f0
@line:3395  Cycle @75.00: [e]	0x00000001       |a.a:000000ec  |a.b:00000004   | res: 000000f0 |
@line:3633  Cycle @75.00: [e]	own x15          |
@line:3737  Cycle @75.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @75.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @76.00: [w]	writeback        | x14          | 0x000004c3
@line:128   Cycle @76.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @76.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @76.00: [e]	mem_bypass.reg: x14 | .data: 000004c3
@line:3268  Cycle @76.00: [e]	exe_bypass.reg: x15 | .data: 000000f0
@line:3383  Cycle @76.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @76.00: [e]	0x00000001       | a: 0001478d  | b: 000004c3   | imm: 00000000 | result: 00014c50
@line:3395  Cycle @76.00: [e]	0x00000001       |a.a:0001478d  |a.b:000004c3   | res: 00014c50 |
@line:3633  Cycle @76.00: [e]	own x10          |
@line:3737  Cycle @76.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @76.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @77.00: [w]	writeback        | x15          | 0x000000f0
@line:2631  Cycle @77.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @77.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:3268  Cycle @77.00: [e]	exe_bypass.reg: x10 | .data: 00014c50
@line:3383  Cycle @77.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @77.00: [e]	0x00000001       | a: 000000f0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @77.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @77.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @77.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @77.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @78.00: [w]	writeback        | x10          | 0x00014c50
@line:128   Cycle @78.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @78.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @78.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @78.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @79.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @79.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @79.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:3268  Cycle @79.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @79.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @79.00: [e]	0x00000001       | a: 000000f0  | b: 00000000   | imm: 00000000 | result: 000000f0
@line:3395  Cycle @79.00: [e]	0x00000001       |a.a:000000f0  |a.b:00000000   | res: 000000f0 |
@line:3574  Cycle @79.00: [e]	mem-read         | addr: 0x000f0| line: 0x0000e |
@line:3633  Cycle @79.00: [e]	own x14          |
@line:3737  Cycle @79.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @79.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @80.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @80.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @80.00: [m]	mem.rdata        | 0x1d4c
@line:2403  Cycle @80.00: [m]	mem.bypass       | x14 = 0x1d4c
@line:3266  Cycle @80.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:3268  Cycle @80.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @80.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @80.00: [e]	0x00000001       | a: 000000f0  | b: 00000000   | imm: 00000004 | result: 000000f4
@line:3395  Cycle @80.00: [e]	0x00000001       |a.a:000000f0  |a.b:00000004   | res: 000000f4 |
@line:3633  Cycle @80.00: [e]	own x15          |
@line:3737  Cycle @80.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @80.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @81.00: [w]	writeback        | x14          | 0x00001d4c
@line:128   Cycle @81.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @81.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @81.00: [e]	mem_bypass.reg: x14 | .data: 00001d4c
@line:3268  Cycle @81.00: [e]	exe_bypass.reg: x15 | .data: 000000f4
@line:3383  Cycle @81.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @81.00: [e]	0x00000001       | a: 00014c50  | b: 00001d4c   | imm: 00000000 | result: 0001699c
@line:3395  Cycle @81.00: [e]	0x00000001       |a.a:00014c50  |a.b:00001d4c   | res: 0001699c |
@line:3633  Cycle @81.00: [e]	own x10          |
@line:3737  Cycle @81.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @81.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @82.00: [w]	writeback        | x15          | 0x000000f4
@line:2631  Cycle @82.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @82.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:3268  Cycle @82.00: [e]	exe_bypass.reg: x10 | .data: 0001699c
@line:3383  Cycle @82.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @82.00: [e]	0x00000001       | a: 000000f4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @82.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @82.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @82.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @82.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @83.00: [w]	writeback        | x10          | 0x0001699c
@line:128   Cycle @83.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @83.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @83.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @83.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @84.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @84.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @84.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:3268  Cycle @84.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @84.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @84.00: [e]	0x00000001       | a: 000000f4  | b: 00000000   | imm: 00000000 | result: 000000f4
@line:3395  Cycle @84.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000000   | res: 000000f4 |
@line:3574  Cycle @84.00: [e]	mem-read         | addr: 0x000f4| line: 0x0000f |
@line:3633  Cycle @84.00: [e]	own x14          |
@line:3737  Cycle @84.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @84.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @85.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @85.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @85.00: [m]	mem.rdata        | 0x1114
@line:2403  Cycle @85.00: [m]	mem.bypass       | x14 = 0x1114
@line:3266  Cycle @85.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:3268  Cycle @85.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @85.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @85.00: [e]	0x00000001       | a: 000000f4  | b: 00000000   | imm: 00000004 | result: 000000f8
@line:3395  Cycle @85.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000004   | res: 000000f8 |
@line:3633  Cycle @85.00: [e]	own x15          |
@line:3737  Cycle @85.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @85.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @86.00: [w]	writeback        | x14          | 0x00001114
@line:128   Cycle @86.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @86.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @86.00: [e]	mem_bypass.reg: x14 | .data: 00001114
@line:3268  Cycle @86.00: [e]	exe_bypass.reg: x15 | .data: 000000f8
@line:3383  Cycle @86.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @86.00: [e]	0x00000001       | a: 0001699c  | b: 00001114   | imm: 00000000 | result: 00017ab0
@line:3395  Cycle @86.00: [e]	0x00000001       |a.a:0001699c  |a.b:00001114   | res: 00017ab0 |
@line:3633  Cycle @86.00: [e]	own x10          |
@line:3737  Cycle @86.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @86.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @87.00: [w]	writeback        | x15          | 0x000000f8
@line:2631  Cycle @87.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @87.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:3268  Cycle @87.00: [e]	exe_bypass.reg: x10 | .data: 00017ab0
@line:3383  Cycle @87.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @87.00: [e]	0x00000001       | a: 000000f8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @87.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @87.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @87.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @87.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @88.00: [w]	writeback        | x10          | 0x00017ab0
@line:128   Cycle @88.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @88.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @88.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @88.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @89.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @89.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @89.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:3268  Cycle @89.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @89.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @89.00: [e]	0x00000001       | a: 000000f8  | b: 00000000   | imm: 00000000 | result: 000000f8
@line:3395  Cycle @89.00: [e]	0x00000001       |a.a:000000f8  |a.b:00000000   | res: 000000f8 |
@line:3574  Cycle @89.00: [e]	mem-read         | addr: 0x000f8| line: 0x00010 |
@line:3633  Cycle @89.00: [e]	own x14          |
@line:3737  Cycle @89.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @89.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @90.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @90.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @90.00: [m]	mem.rdata        | 0x2a9f
@line:2403  Cycle @90.00: [m]	mem.bypass       | x14 = 0x2a9f
@line:3266  Cycle @90.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:3268  Cycle @90.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @90.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @90.00: [e]	0x00000001       | a: 000000f8  | b: 00000000   | imm: 00000004 | result: 000000fc
@line:3395  Cycle @90.00: [e]	0x00000001       |a.a:000000f8  |a.b:00000004   | res: 000000fc |
@line:3633  Cycle @90.00: [e]	own x15          |
@line:3737  Cycle @90.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @90.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @91.00: [w]	writeback        | x14          | 0x00002a9f
@line:128   Cycle @91.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @91.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @91.00: [e]	mem_bypass.reg: x14 | .data: 00002a9f
@line:3268  Cycle @91.00: [e]	exe_bypass.reg: x15 | .data: 000000fc
@line:3383  Cycle @91.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @91.00: [e]	0x00000001       | a: 00017ab0  | b: 00002a9f   | imm: 00000000 | result: 0001a54f
@line:3395  Cycle @91.00: [e]	0x00000001       |a.a:00017ab0  |a.b:00002a9f   | res: 0001a54f |
@line:3633  Cycle @91.00: [e]	own x10          |
@line:3737  Cycle @91.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @91.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @92.00: [w]	writeback        | x15          | 0x000000fc
@line:2631  Cycle @92.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @92.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:3268  Cycle @92.00: [e]	exe_bypass.reg: x10 | .data: 0001a54f
@line:3383  Cycle @92.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @92.00: [e]	0x00000001       | a: 000000fc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @92.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @92.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @92.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @92.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @93.00: [w]	writeback        | x10          | 0x0001a54f
@line:128   Cycle @93.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @93.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @93.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @93.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @94.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @94.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @94.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:3268  Cycle @94.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @94.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @94.00: [e]	0x00000001       | a: 000000fc  | b: 00000000   | imm: 00000000 | result: 000000fc
@line:3395  Cycle @94.00: [e]	0x00000001       |a.a:000000fc  |a.b:00000000   | res: 000000fc |
@line:3574  Cycle @94.00: [e]	mem-read         | addr: 0x000fc| line: 0x00011 |
@line:3633  Cycle @94.00: [e]	own x14          |
@line:3737  Cycle @94.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @94.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @95.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @95.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @95.00: [m]	mem.rdata        | 0x2c6f
@line:2403  Cycle @95.00: [m]	mem.bypass       | x14 = 0x2c6f
@line:3266  Cycle @95.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:3268  Cycle @95.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @95.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @95.00: [e]	0x00000001       | a: 000000fc  | b: 00000000   | imm: 00000004 | result: 00000100
@line:3395  Cycle @95.00: [e]	0x00000001       |a.a:000000fc  |a.b:00000004   | res: 00000100 |
@line:3633  Cycle @95.00: [e]	own x15          |
@line:3737  Cycle @95.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @95.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @96.00: [w]	writeback        | x14          | 0x00002c6f
@line:128   Cycle @96.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @96.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @96.00: [e]	mem_bypass.reg: x14 | .data: 00002c6f
@line:3268  Cycle @96.00: [e]	exe_bypass.reg: x15 | .data: 00000100
@line:3383  Cycle @96.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @96.00: [e]	0x00000001       | a: 0001a54f  | b: 00002c6f   | imm: 00000000 | result: 0001d1be
@line:3395  Cycle @96.00: [e]	0x00000001       |a.a:0001a54f  |a.b:00002c6f   | res: 0001d1be |
@line:3633  Cycle @96.00: [e]	own x10          |
@line:3737  Cycle @96.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @96.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @97.00: [w]	writeback        | x15          | 0x00000100
@line:2631  Cycle @97.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @97.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:3268  Cycle @97.00: [e]	exe_bypass.reg: x10 | .data: 0001d1be
@line:3383  Cycle @97.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @97.00: [e]	0x00000001       | a: 00000100  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @97.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @97.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @97.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @97.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @98.00: [w]	writeback        | x10          | 0x0001d1be
@line:128   Cycle @98.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @98.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @98.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @98.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @99.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @99.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @99.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:3268  Cycle @99.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @99.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @99.00: [e]	0x00000001       | a: 00000100  | b: 00000000   | imm: 00000000 | result: 00000100
@line:3395  Cycle @99.00: [e]	0x00000001       |a.a:00000100  |a.b:00000000   | res: 00000100 |
@line:3574  Cycle @99.00: [e]	mem-read         | addr: 0x00100| line: 0x00012 |
@line:3633  Cycle @99.00: [e]	own x14          |
@line:3737  Cycle @99.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @99.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @100.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @100.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @100.00: [m]	mem.rdata        | 0xd41
@line:2403  Cycle @100.00: [m]	mem.bypass       | x14 = 0xd41
@line:3266  Cycle @100.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:3268  Cycle @100.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @100.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @100.00: [e]	0x00000001       | a: 00000100  | b: 00000000   | imm: 00000004 | result: 00000104
@line:3395  Cycle @100.00: [e]	0x00000001       |a.a:00000100  |a.b:00000004   | res: 00000104 |
@line:3633  Cycle @100.00: [e]	own x15          |
@line:3737  Cycle @100.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @100.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @101.00: [w]	writeback        | x14          | 0x00000d41
@line:128   Cycle @101.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @101.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @101.00: [e]	mem_bypass.reg: x14 | .data: 00000d41
@line:3268  Cycle @101.00: [e]	exe_bypass.reg: x15 | .data: 00000104
@line:3383  Cycle @101.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @101.00: [e]	0x00000001       | a: 0001d1be  | b: 00000d41   | imm: 00000000 | result: 0001deff
@line:3395  Cycle @101.00: [e]	0x00000001       |a.a:0001d1be  |a.b:00000d41   | res: 0001deff |
@line:3633  Cycle @101.00: [e]	own x10          |
@line:3737  Cycle @101.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @101.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @102.00: [w]	writeback        | x15          | 0x00000104
@line:2631  Cycle @102.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @102.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:3268  Cycle @102.00: [e]	exe_bypass.reg: x10 | .data: 0001deff
@line:3383  Cycle @102.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @102.00: [e]	0x00000001       | a: 00000104  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @102.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @102.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @102.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @102.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @103.00: [w]	writeback        | x10          | 0x0001deff
@line:128   Cycle @103.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @103.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @103.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @103.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @104.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @104.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @104.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:3268  Cycle @104.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @104.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @104.00: [e]	0x00000001       | a: 00000104  | b: 00000000   | imm: 00000000 | result: 00000104
@line:3395  Cycle @104.00: [e]	0x00000001       |a.a:00000104  |a.b:00000000   | res: 00000104 |
@line:3574  Cycle @104.00: [e]	mem-read         | addr: 0x00104| line: 0x00013 |
@line:3633  Cycle @104.00: [e]	own x14          |
@line:3737  Cycle @104.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @104.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @105.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @105.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @105.00: [m]	mem.rdata        | 0xab1
@line:2403  Cycle @105.00: [m]	mem.bypass       | x14 = 0xab1
@line:3266  Cycle @105.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:3268  Cycle @105.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @105.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @105.00: [e]	0x00000001       | a: 00000104  | b: 00000000   | imm: 00000004 | result: 00000108
@line:3395  Cycle @105.00: [e]	0x00000001       |a.a:00000104  |a.b:00000004   | res: 00000108 |
@line:3633  Cycle @105.00: [e]	own x15          |
@line:3737  Cycle @105.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @105.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @106.00: [w]	writeback        | x14          | 0x00000ab1
@line:128   Cycle @106.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @106.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @106.00: [e]	mem_bypass.reg: x14 | .data: 00000ab1
@line:3268  Cycle @106.00: [e]	exe_bypass.reg: x15 | .data: 00000108
@line:3383  Cycle @106.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @106.00: [e]	0x00000001       | a: 0001deff  | b: 00000ab1   | imm: 00000000 | result: 0001e9b0
@line:3395  Cycle @106.00: [e]	0x00000001       |a.a:0001deff  |a.b:00000ab1   | res: 0001e9b0 |
@line:3633  Cycle @106.00: [e]	own x10          |
@line:3737  Cycle @106.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @106.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @107.00: [w]	writeback        | x15          | 0x00000108
@line:2631  Cycle @107.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @107.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:3268  Cycle @107.00: [e]	exe_bypass.reg: x10 | .data: 0001e9b0
@line:3383  Cycle @107.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @107.00: [e]	0x00000001       | a: 00000108  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @107.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @107.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @107.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @107.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @108.00: [w]	writeback        | x10          | 0x0001e9b0
@line:128   Cycle @108.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @108.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @108.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @108.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @109.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @109.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @109.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:3268  Cycle @109.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @109.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @109.00: [e]	0x00000001       | a: 00000108  | b: 00000000   | imm: 00000000 | result: 00000108
@line:3395  Cycle @109.00: [e]	0x00000001       |a.a:00000108  |a.b:00000000   | res: 00000108 |
@line:3574  Cycle @109.00: [e]	mem-read         | addr: 0x00108| line: 0x00014 |
@line:3633  Cycle @109.00: [e]	own x14          |
@line:3737  Cycle @109.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @109.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @110.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @110.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @110.00: [m]	mem.rdata        | 0x1ffc
@line:2403  Cycle @110.00: [m]	mem.bypass       | x14 = 0x1ffc
@line:3266  Cycle @110.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:3268  Cycle @110.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @110.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @110.00: [e]	0x00000001       | a: 00000108  | b: 00000000   | imm: 00000004 | result: 0000010c
@line:3395  Cycle @110.00: [e]	0x00000001       |a.a:00000108  |a.b:00000004   | res: 0000010c |
@line:3633  Cycle @110.00: [e]	own x15          |
@line:3737  Cycle @110.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @110.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @111.00: [w]	writeback        | x14          | 0x00001ffc
@line:128   Cycle @111.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @111.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @111.00: [e]	mem_bypass.reg: x14 | .data: 00001ffc
@line:3268  Cycle @111.00: [e]	exe_bypass.reg: x15 | .data: 0000010c
@line:3383  Cycle @111.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @111.00: [e]	0x00000001       | a: 0001e9b0  | b: 00001ffc   | imm: 00000000 | result: 000209ac
@line:3395  Cycle @111.00: [e]	0x00000001       |a.a:0001e9b0  |a.b:00001ffc   | res: 000209ac |
@line:3633  Cycle @111.00: [e]	own x10          |
@line:3737  Cycle @111.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @111.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @112.00: [w]	writeback        | x15          | 0x0000010c
@line:2631  Cycle @112.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @112.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:3268  Cycle @112.00: [e]	exe_bypass.reg: x10 | .data: 000209ac
@line:3383  Cycle @112.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @112.00: [e]	0x00000001       | a: 0000010c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @112.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @112.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @112.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @112.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @113.00: [w]	writeback        | x10          | 0x000209ac
@line:128   Cycle @113.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @113.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @113.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @113.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @114.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @114.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @114.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:3268  Cycle @114.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @114.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @114.00: [e]	0x00000001       | a: 0000010c  | b: 00000000   | imm: 00000000 | result: 0000010c
@line:3395  Cycle @114.00: [e]	0x00000001       |a.a:0000010c  |a.b:00000000   | res: 0000010c |
@line:3574  Cycle @114.00: [e]	mem-read         | addr: 0x0010c| line: 0x00015 |
@line:3633  Cycle @114.00: [e]	own x14          |
@line:3737  Cycle @114.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @114.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @115.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @115.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @115.00: [m]	mem.rdata        | 0x2e96
@line:2403  Cycle @115.00: [m]	mem.bypass       | x14 = 0x2e96
@line:3266  Cycle @115.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:3268  Cycle @115.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @115.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @115.00: [e]	0x00000001       | a: 0000010c  | b: 00000000   | imm: 00000004 | result: 00000110
@line:3395  Cycle @115.00: [e]	0x00000001       |a.a:0000010c  |a.b:00000004   | res: 00000110 |
@line:3633  Cycle @115.00: [e]	own x15          |
@line:3737  Cycle @115.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @115.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @116.00: [w]	writeback        | x14          | 0x00002e96
@line:128   Cycle @116.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @116.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @116.00: [e]	mem_bypass.reg: x14 | .data: 00002e96
@line:3268  Cycle @116.00: [e]	exe_bypass.reg: x15 | .data: 00000110
@line:3383  Cycle @116.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @116.00: [e]	0x00000001       | a: 000209ac  | b: 00002e96   | imm: 00000000 | result: 00023842
@line:3395  Cycle @116.00: [e]	0x00000001       |a.a:000209ac  |a.b:00002e96   | res: 00023842 |
@line:3633  Cycle @116.00: [e]	own x10          |
@line:3737  Cycle @116.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @116.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @117.00: [w]	writeback        | x15          | 0x00000110
@line:2631  Cycle @117.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @117.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:3268  Cycle @117.00: [e]	exe_bypass.reg: x10 | .data: 00023842
@line:3383  Cycle @117.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @117.00: [e]	0x00000001       | a: 00000110  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @117.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @117.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @117.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @117.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @118.00: [w]	writeback        | x10          | 0x00023842
@line:128   Cycle @118.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @118.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @118.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @118.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @119.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @119.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @119.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:3268  Cycle @119.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @119.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @119.00: [e]	0x00000001       | a: 00000110  | b: 00000000   | imm: 00000000 | result: 00000110
@line:3395  Cycle @119.00: [e]	0x00000001       |a.a:00000110  |a.b:00000000   | res: 00000110 |
@line:3574  Cycle @119.00: [e]	mem-read         | addr: 0x00110| line: 0x00016 |
@line:3633  Cycle @119.00: [e]	own x14          |
@line:3737  Cycle @119.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @119.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @120.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @120.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @120.00: [m]	mem.rdata        | 0x29e9
@line:2403  Cycle @120.00: [m]	mem.bypass       | x14 = 0x29e9
@line:3266  Cycle @120.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:3268  Cycle @120.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @120.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @120.00: [e]	0x00000001       | a: 00000110  | b: 00000000   | imm: 00000004 | result: 00000114
@line:3395  Cycle @120.00: [e]	0x00000001       |a.a:00000110  |a.b:00000004   | res: 00000114 |
@line:3633  Cycle @120.00: [e]	own x15          |
@line:3737  Cycle @120.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @120.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @121.00: [w]	writeback        | x14          | 0x000029e9
@line:128   Cycle @121.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @121.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @121.00: [e]	mem_bypass.reg: x14 | .data: 000029e9
@line:3268  Cycle @121.00: [e]	exe_bypass.reg: x15 | .data: 00000114
@line:3383  Cycle @121.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @121.00: [e]	0x00000001       | a: 00023842  | b: 000029e9   | imm: 00000000 | result: 0002622b
@line:3395  Cycle @121.00: [e]	0x00000001       |a.a:00023842  |a.b:000029e9   | res: 0002622b |
@line:3633  Cycle @121.00: [e]	own x10          |
@line:3737  Cycle @121.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @121.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @122.00: [w]	writeback        | x15          | 0x00000114
@line:2631  Cycle @122.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @122.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:3268  Cycle @122.00: [e]	exe_bypass.reg: x10 | .data: 0002622b
@line:3383  Cycle @122.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @122.00: [e]	0x00000001       | a: 00000114  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @122.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @122.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @122.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @122.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @123.00: [w]	writeback        | x10          | 0x0002622b
@line:128   Cycle @123.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @123.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @123.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @123.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @124.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @124.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @124.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:3268  Cycle @124.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @124.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @124.00: [e]	0x00000001       | a: 00000114  | b: 00000000   | imm: 00000000 | result: 00000114
@line:3395  Cycle @124.00: [e]	0x00000001       |a.a:00000114  |a.b:00000000   | res: 00000114 |
@line:3574  Cycle @124.00: [e]	mem-read         | addr: 0x00114| line: 0x00017 |
@line:3633  Cycle @124.00: [e]	own x14          |
@line:3737  Cycle @124.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @124.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @125.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @125.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @125.00: [m]	mem.rdata        | 0x1eba
@line:2403  Cycle @125.00: [m]	mem.bypass       | x14 = 0x1eba
@line:3266  Cycle @125.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:3268  Cycle @125.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @125.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @125.00: [e]	0x00000001       | a: 00000114  | b: 00000000   | imm: 00000004 | result: 00000118
@line:3395  Cycle @125.00: [e]	0x00000001       |a.a:00000114  |a.b:00000004   | res: 00000118 |
@line:3633  Cycle @125.00: [e]	own x15          |
@line:3737  Cycle @125.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @125.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @126.00: [w]	writeback        | x14          | 0x00001eba
@line:128   Cycle @126.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @126.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @126.00: [e]	mem_bypass.reg: x14 | .data: 00001eba
@line:3268  Cycle @126.00: [e]	exe_bypass.reg: x15 | .data: 00000118
@line:3383  Cycle @126.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @126.00: [e]	0x00000001       | a: 0002622b  | b: 00001eba   | imm: 00000000 | result: 000280e5
@line:3395  Cycle @126.00: [e]	0x00000001       |a.a:0002622b  |a.b:00001eba   | res: 000280e5 |
@line:3633  Cycle @126.00: [e]	own x10          |
@line:3737  Cycle @126.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @126.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @127.00: [w]	writeback        | x15          | 0x00000118
@line:2631  Cycle @127.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @127.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:3268  Cycle @127.00: [e]	exe_bypass.reg: x10 | .data: 000280e5
@line:3383  Cycle @127.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @127.00: [e]	0x00000001       | a: 00000118  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @127.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @127.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @127.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @127.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @128.00: [w]	writeback        | x10          | 0x000280e5
@line:128   Cycle @128.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @128.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @128.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @128.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @129.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @129.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @129.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:3268  Cycle @129.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @129.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @129.00: [e]	0x00000001       | a: 00000118  | b: 00000000   | imm: 00000000 | result: 00000118
@line:3395  Cycle @129.00: [e]	0x00000001       |a.a:00000118  |a.b:00000000   | res: 00000118 |
@line:3574  Cycle @129.00: [e]	mem-read         | addr: 0x00118| line: 0x00018 |
@line:3633  Cycle @129.00: [e]	own x14          |
@line:3737  Cycle @129.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @129.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @130.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @130.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @130.00: [m]	mem.rdata        | 0x5b3
@line:2403  Cycle @130.00: [m]	mem.bypass       | x14 = 0x5b3
@line:3266  Cycle @130.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:3268  Cycle @130.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @130.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @130.00: [e]	0x00000001       | a: 00000118  | b: 00000000   | imm: 00000004 | result: 0000011c
@line:3395  Cycle @130.00: [e]	0x00000001       |a.a:00000118  |a.b:00000004   | res: 0000011c |
@line:3633  Cycle @130.00: [e]	own x15          |
@line:3737  Cycle @130.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @130.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @131.00: [w]	writeback        | x14          | 0x000005b3
@line:128   Cycle @131.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @131.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @131.00: [e]	mem_bypass.reg: x14 | .data: 000005b3
@line:3268  Cycle @131.00: [e]	exe_bypass.reg: x15 | .data: 0000011c
@line:3383  Cycle @131.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @131.00: [e]	0x00000001       | a: 000280e5  | b: 000005b3   | imm: 00000000 | result: 00028698
@line:3395  Cycle @131.00: [e]	0x00000001       |a.a:000280e5  |a.b:000005b3   | res: 00028698 |
@line:3633  Cycle @131.00: [e]	own x10          |
@line:3737  Cycle @131.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @131.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @132.00: [w]	writeback        | x15          | 0x0000011c
@line:2631  Cycle @132.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @132.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:3268  Cycle @132.00: [e]	exe_bypass.reg: x10 | .data: 00028698
@line:3383  Cycle @132.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @132.00: [e]	0x00000001       | a: 0000011c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @132.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @132.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @132.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @132.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @133.00: [w]	writeback        | x10          | 0x00028698
@line:128   Cycle @133.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @133.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @133.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @133.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @134.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @134.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @134.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:3268  Cycle @134.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @134.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @134.00: [e]	0x00000001       | a: 0000011c  | b: 00000000   | imm: 00000000 | result: 0000011c
@line:3395  Cycle @134.00: [e]	0x00000001       |a.a:0000011c  |a.b:00000000   | res: 0000011c |
@line:3574  Cycle @134.00: [e]	mem-read         | addr: 0x0011c| line: 0x00019 |
@line:3633  Cycle @134.00: [e]	own x14          |
@line:3737  Cycle @134.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @134.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @135.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @135.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @135.00: [m]	mem.rdata        | 0x3df
@line:2403  Cycle @135.00: [m]	mem.bypass       | x14 = 0x3df
@line:3266  Cycle @135.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:3268  Cycle @135.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @135.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @135.00: [e]	0x00000001       | a: 0000011c  | b: 00000000   | imm: 00000004 | result: 00000120
@line:3395  Cycle @135.00: [e]	0x00000001       |a.a:0000011c  |a.b:00000004   | res: 00000120 |
@line:3633  Cycle @135.00: [e]	own x15          |
@line:3737  Cycle @135.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @135.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @136.00: [w]	writeback        | x14          | 0x000003df
@line:128   Cycle @136.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @136.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @136.00: [e]	mem_bypass.reg: x14 | .data: 000003df
@line:3268  Cycle @136.00: [e]	exe_bypass.reg: x15 | .data: 00000120
@line:3383  Cycle @136.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @136.00: [e]	0x00000001       | a: 00028698  | b: 000003df   | imm: 00000000 | result: 00028a77
@line:3395  Cycle @136.00: [e]	0x00000001       |a.a:00028698  |a.b:000003df   | res: 00028a77 |
@line:3633  Cycle @136.00: [e]	own x10          |
@line:3737  Cycle @136.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @136.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @137.00: [w]	writeback        | x15          | 0x00000120
@line:2631  Cycle @137.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @137.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:3268  Cycle @137.00: [e]	exe_bypass.reg: x10 | .data: 00028a77
@line:3383  Cycle @137.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @137.00: [e]	0x00000001       | a: 00000120  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @137.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @137.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @137.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @137.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @138.00: [w]	writeback        | x10          | 0x00028a77
@line:128   Cycle @138.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @138.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @138.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @138.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @139.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @139.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @139.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:3268  Cycle @139.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @139.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @139.00: [e]	0x00000001       | a: 00000120  | b: 00000000   | imm: 00000000 | result: 00000120
@line:3395  Cycle @139.00: [e]	0x00000001       |a.a:00000120  |a.b:00000000   | res: 00000120 |
@line:3574  Cycle @139.00: [e]	mem-read         | addr: 0x00120| line: 0x0001a |
@line:3633  Cycle @139.00: [e]	own x14          |
@line:3737  Cycle @139.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @139.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @140.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @140.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @140.00: [m]	mem.rdata        | 0x8d7
@line:2403  Cycle @140.00: [m]	mem.bypass       | x14 = 0x8d7
@line:3266  Cycle @140.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:3268  Cycle @140.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @140.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @140.00: [e]	0x00000001       | a: 00000120  | b: 00000000   | imm: 00000004 | result: 00000124
@line:3395  Cycle @140.00: [e]	0x00000001       |a.a:00000120  |a.b:00000004   | res: 00000124 |
@line:3633  Cycle @140.00: [e]	own x15          |
@line:3737  Cycle @140.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @140.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @141.00: [w]	writeback        | x14          | 0x000008d7
@line:128   Cycle @141.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @141.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @141.00: [e]	mem_bypass.reg: x14 | .data: 000008d7
@line:3268  Cycle @141.00: [e]	exe_bypass.reg: x15 | .data: 00000124
@line:3383  Cycle @141.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @141.00: [e]	0x00000001       | a: 00028a77  | b: 000008d7   | imm: 00000000 | result: 0002934e
@line:3395  Cycle @141.00: [e]	0x00000001       |a.a:00028a77  |a.b:000008d7   | res: 0002934e |
@line:3633  Cycle @141.00: [e]	own x10          |
@line:3737  Cycle @141.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @141.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @142.00: [w]	writeback        | x15          | 0x00000124
@line:2631  Cycle @142.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @142.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:3268  Cycle @142.00: [e]	exe_bypass.reg: x10 | .data: 0002934e
@line:3383  Cycle @142.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @142.00: [e]	0x00000001       | a: 00000124  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @142.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @142.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @142.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @142.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @143.00: [w]	writeback        | x10          | 0x0002934e
@line:128   Cycle @143.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @143.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @143.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @143.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @144.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @144.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @144.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:3268  Cycle @144.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @144.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @144.00: [e]	0x00000001       | a: 00000124  | b: 00000000   | imm: 00000000 | result: 00000124
@line:3395  Cycle @144.00: [e]	0x00000001       |a.a:00000124  |a.b:00000000   | res: 00000124 |
@line:3574  Cycle @144.00: [e]	mem-read         | addr: 0x00124| line: 0x0001b |
@line:3633  Cycle @144.00: [e]	own x14          |
@line:3737  Cycle @144.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @144.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @145.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @145.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @145.00: [m]	mem.rdata        | 0x111c
@line:2403  Cycle @145.00: [m]	mem.bypass       | x14 = 0x111c
@line:3266  Cycle @145.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:3268  Cycle @145.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @145.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @145.00: [e]	0x00000001       | a: 00000124  | b: 00000000   | imm: 00000004 | result: 00000128
@line:3395  Cycle @145.00: [e]	0x00000001       |a.a:00000124  |a.b:00000004   | res: 00000128 |
@line:3633  Cycle @145.00: [e]	own x15          |
@line:3737  Cycle @145.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @145.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @146.00: [w]	writeback        | x14          | 0x0000111c
@line:128   Cycle @146.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @146.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @146.00: [e]	mem_bypass.reg: x14 | .data: 0000111c
@line:3268  Cycle @146.00: [e]	exe_bypass.reg: x15 | .data: 00000128
@line:3383  Cycle @146.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @146.00: [e]	0x00000001       | a: 0002934e  | b: 0000111c   | imm: 00000000 | result: 0002a46a
@line:3395  Cycle @146.00: [e]	0x00000001       |a.a:0002934e  |a.b:0000111c   | res: 0002a46a |
@line:3633  Cycle @146.00: [e]	own x10          |
@line:3737  Cycle @146.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @146.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @147.00: [w]	writeback        | x15          | 0x00000128
@line:2631  Cycle @147.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @147.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:3268  Cycle @147.00: [e]	exe_bypass.reg: x10 | .data: 0002a46a
@line:3383  Cycle @147.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @147.00: [e]	0x00000001       | a: 00000128  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @147.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @147.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @147.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @147.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @148.00: [w]	writeback        | x10          | 0x0002a46a
@line:128   Cycle @148.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @148.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @148.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @148.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @149.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @149.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @149.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:3268  Cycle @149.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @149.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @149.00: [e]	0x00000001       | a: 00000128  | b: 00000000   | imm: 00000000 | result: 00000128
@line:3395  Cycle @149.00: [e]	0x00000001       |a.a:00000128  |a.b:00000000   | res: 00000128 |
@line:3574  Cycle @149.00: [e]	mem-read         | addr: 0x00128| line: 0x0001c |
@line:3633  Cycle @149.00: [e]	own x14          |
@line:3737  Cycle @149.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @149.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @150.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @150.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @150.00: [m]	mem.rdata        | 0x246
@line:2403  Cycle @150.00: [m]	mem.bypass       | x14 = 0x246
@line:3266  Cycle @150.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:3268  Cycle @150.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @150.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @150.00: [e]	0x00000001       | a: 00000128  | b: 00000000   | imm: 00000004 | result: 0000012c
@line:3395  Cycle @150.00: [e]	0x00000001       |a.a:00000128  |a.b:00000004   | res: 0000012c |
@line:3633  Cycle @150.00: [e]	own x15          |
@line:3737  Cycle @150.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @150.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @151.00: [w]	writeback        | x14          | 0x00000246
@line:128   Cycle @151.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @151.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @151.00: [e]	mem_bypass.reg: x14 | .data: 00000246
@line:3268  Cycle @151.00: [e]	exe_bypass.reg: x15 | .data: 0000012c
@line:3383  Cycle @151.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @151.00: [e]	0x00000001       | a: 0002a46a  | b: 00000246   | imm: 00000000 | result: 0002a6b0
@line:3395  Cycle @151.00: [e]	0x00000001       |a.a:0002a46a  |a.b:00000246   | res: 0002a6b0 |
@line:3633  Cycle @151.00: [e]	own x10          |
@line:3737  Cycle @151.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @151.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @152.00: [w]	writeback        | x15          | 0x0000012c
@line:2631  Cycle @152.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @152.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:3268  Cycle @152.00: [e]	exe_bypass.reg: x10 | .data: 0002a6b0
@line:3383  Cycle @152.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @152.00: [e]	0x00000001       | a: 0000012c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @152.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @152.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @152.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @152.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @153.00: [w]	writeback        | x10          | 0x0002a6b0
@line:128   Cycle @153.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @153.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @153.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @153.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @154.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @154.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @154.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:3268  Cycle @154.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @154.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @154.00: [e]	0x00000001       | a: 0000012c  | b: 00000000   | imm: 00000000 | result: 0000012c
@line:3395  Cycle @154.00: [e]	0x00000001       |a.a:0000012c  |a.b:00000000   | res: 0000012c |
@line:3574  Cycle @154.00: [e]	mem-read         | addr: 0x0012c| line: 0x0001d |
@line:3633  Cycle @154.00: [e]	own x14          |
@line:3737  Cycle @154.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @154.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @155.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @155.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @155.00: [m]	mem.rdata        | 0x861
@line:2403  Cycle @155.00: [m]	mem.bypass       | x14 = 0x861
@line:3266  Cycle @155.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:3268  Cycle @155.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @155.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @155.00: [e]	0x00000001       | a: 0000012c  | b: 00000000   | imm: 00000004 | result: 00000130
@line:3395  Cycle @155.00: [e]	0x00000001       |a.a:0000012c  |a.b:00000004   | res: 00000130 |
@line:3633  Cycle @155.00: [e]	own x15          |
@line:3737  Cycle @155.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @155.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @156.00: [w]	writeback        | x14          | 0x00000861
@line:128   Cycle @156.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @156.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @156.00: [e]	mem_bypass.reg: x14 | .data: 00000861
@line:3268  Cycle @156.00: [e]	exe_bypass.reg: x15 | .data: 00000130
@line:3383  Cycle @156.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @156.00: [e]	0x00000001       | a: 0002a6b0  | b: 00000861   | imm: 00000000 | result: 0002af11
@line:3395  Cycle @156.00: [e]	0x00000001       |a.a:0002a6b0  |a.b:00000861   | res: 0002af11 |
@line:3633  Cycle @156.00: [e]	own x10          |
@line:3737  Cycle @156.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @156.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @157.00: [w]	writeback        | x15          | 0x00000130
@line:2631  Cycle @157.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @157.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:3268  Cycle @157.00: [e]	exe_bypass.reg: x10 | .data: 0002af11
@line:3383  Cycle @157.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @157.00: [e]	0x00000001       | a: 00000130  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @157.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @157.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @157.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @157.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @158.00: [w]	writeback        | x10          | 0x0002af11
@line:128   Cycle @158.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @158.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @158.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @158.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @159.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @159.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @159.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:3268  Cycle @159.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @159.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @159.00: [e]	0x00000001       | a: 00000130  | b: 00000000   | imm: 00000000 | result: 00000130
@line:3395  Cycle @159.00: [e]	0x00000001       |a.a:00000130  |a.b:00000000   | res: 00000130 |
@line:3574  Cycle @159.00: [e]	mem-read         | addr: 0x00130| line: 0x0001e |
@line:3633  Cycle @159.00: [e]	own x14          |
@line:3737  Cycle @159.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @159.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @160.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @160.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @160.00: [m]	mem.rdata        | 0x2e73
@line:2403  Cycle @160.00: [m]	mem.bypass       | x14 = 0x2e73
@line:3266  Cycle @160.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:3268  Cycle @160.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @160.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @160.00: [e]	0x00000001       | a: 00000130  | b: 00000000   | imm: 00000004 | result: 00000134
@line:3395  Cycle @160.00: [e]	0x00000001       |a.a:00000130  |a.b:00000004   | res: 00000134 |
@line:3633  Cycle @160.00: [e]	own x15          |
@line:3737  Cycle @160.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @160.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @161.00: [w]	writeback        | x14          | 0x00002e73
@line:128   Cycle @161.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @161.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @161.00: [e]	mem_bypass.reg: x14 | .data: 00002e73
@line:3268  Cycle @161.00: [e]	exe_bypass.reg: x15 | .data: 00000134
@line:3383  Cycle @161.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @161.00: [e]	0x00000001       | a: 0002af11  | b: 00002e73   | imm: 00000000 | result: 0002dd84
@line:3395  Cycle @161.00: [e]	0x00000001       |a.a:0002af11  |a.b:00002e73   | res: 0002dd84 |
@line:3633  Cycle @161.00: [e]	own x10          |
@line:3737  Cycle @161.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @161.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @162.00: [w]	writeback        | x15          | 0x00000134
@line:2631  Cycle @162.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @162.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:3268  Cycle @162.00: [e]	exe_bypass.reg: x10 | .data: 0002dd84
@line:3383  Cycle @162.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @162.00: [e]	0x00000001       | a: 00000134  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @162.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @162.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @162.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @162.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @163.00: [w]	writeback        | x10          | 0x0002dd84
@line:128   Cycle @163.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @163.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @163.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @163.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @164.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @164.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @164.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:3268  Cycle @164.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @164.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @164.00: [e]	0x00000001       | a: 00000134  | b: 00000000   | imm: 00000000 | result: 00000134
@line:3395  Cycle @164.00: [e]	0x00000001       |a.a:00000134  |a.b:00000000   | res: 00000134 |
@line:3574  Cycle @164.00: [e]	mem-read         | addr: 0x00134| line: 0x0001f |
@line:3633  Cycle @164.00: [e]	own x14          |
@line:3737  Cycle @164.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @164.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @165.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @165.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @165.00: [m]	mem.rdata        | 0x116a
@line:2403  Cycle @165.00: [m]	mem.bypass       | x14 = 0x116a
@line:3266  Cycle @165.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:3268  Cycle @165.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @165.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @165.00: [e]	0x00000001       | a: 00000134  | b: 00000000   | imm: 00000004 | result: 00000138
@line:3395  Cycle @165.00: [e]	0x00000001       |a.a:00000134  |a.b:00000004   | res: 00000138 |
@line:3633  Cycle @165.00: [e]	own x15          |
@line:3737  Cycle @165.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @165.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @166.00: [w]	writeback        | x14          | 0x0000116a
@line:128   Cycle @166.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @166.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @166.00: [e]	mem_bypass.reg: x14 | .data: 0000116a
@line:3268  Cycle @166.00: [e]	exe_bypass.reg: x15 | .data: 00000138
@line:3383  Cycle @166.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @166.00: [e]	0x00000001       | a: 0002dd84  | b: 0000116a   | imm: 00000000 | result: 0002eeee
@line:3395  Cycle @166.00: [e]	0x00000001       |a.a:0002dd84  |a.b:0000116a   | res: 0002eeee |
@line:3633  Cycle @166.00: [e]	own x10          |
@line:3737  Cycle @166.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @166.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @167.00: [w]	writeback        | x15          | 0x00000138
@line:2631  Cycle @167.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @167.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:3268  Cycle @167.00: [e]	exe_bypass.reg: x10 | .data: 0002eeee
@line:3383  Cycle @167.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @167.00: [e]	0x00000001       | a: 00000138  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @167.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @167.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @167.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @167.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @168.00: [w]	writeback        | x10          | 0x0002eeee
@line:128   Cycle @168.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @168.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @168.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @168.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @169.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @169.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @169.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:3268  Cycle @169.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @169.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @169.00: [e]	0x00000001       | a: 00000138  | b: 00000000   | imm: 00000000 | result: 00000138
@line:3395  Cycle @169.00: [e]	0x00000001       |a.a:00000138  |a.b:00000000   | res: 00000138 |
@line:3574  Cycle @169.00: [e]	mem-read         | addr: 0x00138| line: 0x00020 |
@line:3633  Cycle @169.00: [e]	own x14          |
@line:3737  Cycle @169.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @169.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @170.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @170.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @170.00: [m]	mem.rdata        | 0x9a
@line:2403  Cycle @170.00: [m]	mem.bypass       | x14 = 0x9a
@line:3266  Cycle @170.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:3268  Cycle @170.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @170.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @170.00: [e]	0x00000001       | a: 00000138  | b: 00000000   | imm: 00000004 | result: 0000013c
@line:3395  Cycle @170.00: [e]	0x00000001       |a.a:00000138  |a.b:00000004   | res: 0000013c |
@line:3633  Cycle @170.00: [e]	own x15          |
@line:3737  Cycle @170.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @170.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @171.00: [w]	writeback        | x14          | 0x0000009a
@line:128   Cycle @171.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @171.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @171.00: [e]	mem_bypass.reg: x14 | .data: 0000009a
@line:3268  Cycle @171.00: [e]	exe_bypass.reg: x15 | .data: 0000013c
@line:3383  Cycle @171.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @171.00: [e]	0x00000001       | a: 0002eeee  | b: 0000009a   | imm: 00000000 | result: 0002ef88
@line:3395  Cycle @171.00: [e]	0x00000001       |a.a:0002eeee  |a.b:0000009a   | res: 0002ef88 |
@line:3633  Cycle @171.00: [e]	own x10          |
@line:3737  Cycle @171.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @171.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @172.00: [w]	writeback        | x15          | 0x0000013c
@line:2631  Cycle @172.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @172.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:3268  Cycle @172.00: [e]	exe_bypass.reg: x10 | .data: 0002ef88
@line:3383  Cycle @172.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @172.00: [e]	0x00000001       | a: 0000013c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @172.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @172.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @172.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @172.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @173.00: [w]	writeback        | x10          | 0x0002ef88
@line:128   Cycle @173.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @173.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @173.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @173.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @174.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @174.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @174.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:3268  Cycle @174.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @174.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @174.00: [e]	0x00000001       | a: 0000013c  | b: 00000000   | imm: 00000000 | result: 0000013c
@line:3395  Cycle @174.00: [e]	0x00000001       |a.a:0000013c  |a.b:00000000   | res: 0000013c |
@line:3574  Cycle @174.00: [e]	mem-read         | addr: 0x0013c| line: 0x00021 |
@line:3633  Cycle @174.00: [e]	own x14          |
@line:3737  Cycle @174.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @174.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @175.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @175.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @175.00: [m]	mem.rdata        | 0x1b3f
@line:2403  Cycle @175.00: [m]	mem.bypass       | x14 = 0x1b3f
@line:3266  Cycle @175.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:3268  Cycle @175.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @175.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @175.00: [e]	0x00000001       | a: 0000013c  | b: 00000000   | imm: 00000004 | result: 00000140
@line:3395  Cycle @175.00: [e]	0x00000001       |a.a:0000013c  |a.b:00000004   | res: 00000140 |
@line:3633  Cycle @175.00: [e]	own x15          |
@line:3737  Cycle @175.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @175.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @176.00: [w]	writeback        | x14          | 0x00001b3f
@line:128   Cycle @176.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @176.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @176.00: [e]	mem_bypass.reg: x14 | .data: 00001b3f
@line:3268  Cycle @176.00: [e]	exe_bypass.reg: x15 | .data: 00000140
@line:3383  Cycle @176.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @176.00: [e]	0x00000001       | a: 0002ef88  | b: 00001b3f   | imm: 00000000 | result: 00030ac7
@line:3395  Cycle @176.00: [e]	0x00000001       |a.a:0002ef88  |a.b:00001b3f   | res: 00030ac7 |
@line:3633  Cycle @176.00: [e]	own x10          |
@line:3737  Cycle @176.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @176.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @177.00: [w]	writeback        | x15          | 0x00000140
@line:2631  Cycle @177.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @177.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:3268  Cycle @177.00: [e]	exe_bypass.reg: x10 | .data: 00030ac7
@line:3383  Cycle @177.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @177.00: [e]	0x00000001       | a: 00000140  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @177.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @177.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @177.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @177.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @178.00: [w]	writeback        | x10          | 0x00030ac7
@line:128   Cycle @178.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @178.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @178.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @178.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @179.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @179.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @179.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:3268  Cycle @179.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @179.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @179.00: [e]	0x00000001       | a: 00000140  | b: 00000000   | imm: 00000000 | result: 00000140
@line:3395  Cycle @179.00: [e]	0x00000001       |a.a:00000140  |a.b:00000000   | res: 00000140 |
@line:3574  Cycle @179.00: [e]	mem-read         | addr: 0x00140| line: 0x00022 |
@line:3633  Cycle @179.00: [e]	own x14          |
@line:3737  Cycle @179.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @179.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @180.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @180.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @180.00: [m]	mem.rdata        | 0x2e35
@line:2403  Cycle @180.00: [m]	mem.bypass       | x14 = 0x2e35
@line:3266  Cycle @180.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:3268  Cycle @180.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @180.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @180.00: [e]	0x00000001       | a: 00000140  | b: 00000000   | imm: 00000004 | result: 00000144
@line:3395  Cycle @180.00: [e]	0x00000001       |a.a:00000140  |a.b:00000004   | res: 00000144 |
@line:3633  Cycle @180.00: [e]	own x15          |
@line:3737  Cycle @180.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @180.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @181.00: [w]	writeback        | x14          | 0x00002e35
@line:128   Cycle @181.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @181.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @181.00: [e]	mem_bypass.reg: x14 | .data: 00002e35
@line:3268  Cycle @181.00: [e]	exe_bypass.reg: x15 | .data: 00000144
@line:3383  Cycle @181.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @181.00: [e]	0x00000001       | a: 00030ac7  | b: 00002e35   | imm: 00000000 | result: 000338fc
@line:3395  Cycle @181.00: [e]	0x00000001       |a.a:00030ac7  |a.b:00002e35   | res: 000338fc |
@line:3633  Cycle @181.00: [e]	own x10          |
@line:3737  Cycle @181.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @181.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @182.00: [w]	writeback        | x15          | 0x00000144
@line:2631  Cycle @182.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @182.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:3268  Cycle @182.00: [e]	exe_bypass.reg: x10 | .data: 000338fc
@line:3383  Cycle @182.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @182.00: [e]	0x00000001       | a: 00000144  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @182.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @182.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @182.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @182.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @183.00: [w]	writeback        | x10          | 0x000338fc
@line:128   Cycle @183.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @183.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @183.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @183.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @184.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @184.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @184.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:3268  Cycle @184.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @184.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @184.00: [e]	0x00000001       | a: 00000144  | b: 00000000   | imm: 00000000 | result: 00000144
@line:3395  Cycle @184.00: [e]	0x00000001       |a.a:00000144  |a.b:00000000   | res: 00000144 |
@line:3574  Cycle @184.00: [e]	mem-read         | addr: 0x00144| line: 0x00023 |
@line:3633  Cycle @184.00: [e]	own x14          |
@line:3737  Cycle @184.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @184.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @185.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @185.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @185.00: [m]	mem.rdata        | 0x2777
@line:2403  Cycle @185.00: [m]	mem.bypass       | x14 = 0x2777
@line:3266  Cycle @185.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:3268  Cycle @185.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @185.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @185.00: [e]	0x00000001       | a: 00000144  | b: 00000000   | imm: 00000004 | result: 00000148
@line:3395  Cycle @185.00: [e]	0x00000001       |a.a:00000144  |a.b:00000004   | res: 00000148 |
@line:3633  Cycle @185.00: [e]	own x15          |
@line:3737  Cycle @185.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @185.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @186.00: [w]	writeback        | x14          | 0x00002777
@line:128   Cycle @186.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @186.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @186.00: [e]	mem_bypass.reg: x14 | .data: 00002777
@line:3268  Cycle @186.00: [e]	exe_bypass.reg: x15 | .data: 00000148
@line:3383  Cycle @186.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @186.00: [e]	0x00000001       | a: 000338fc  | b: 00002777   | imm: 00000000 | result: 00036073
@line:3395  Cycle @186.00: [e]	0x00000001       |a.a:000338fc  |a.b:00002777   | res: 00036073 |
@line:3633  Cycle @186.00: [e]	own x10          |
@line:3737  Cycle @186.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @186.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @187.00: [w]	writeback        | x15          | 0x00000148
@line:2631  Cycle @187.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @187.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:3268  Cycle @187.00: [e]	exe_bypass.reg: x10 | .data: 00036073
@line:3383  Cycle @187.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @187.00: [e]	0x00000001       | a: 00000148  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @187.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @187.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @187.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @187.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @188.00: [w]	writeback        | x10          | 0x00036073
@line:128   Cycle @188.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @188.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @188.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @188.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @189.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @189.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @189.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:3268  Cycle @189.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @189.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @189.00: [e]	0x00000001       | a: 00000148  | b: 00000000   | imm: 00000000 | result: 00000148
@line:3395  Cycle @189.00: [e]	0x00000001       |a.a:00000148  |a.b:00000000   | res: 00000148 |
@line:3574  Cycle @189.00: [e]	mem-read         | addr: 0x00148| line: 0x00024 |
@line:3633  Cycle @189.00: [e]	own x14          |
@line:3737  Cycle @189.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @189.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @190.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @190.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @190.00: [m]	mem.rdata        | 0x2493
@line:2403  Cycle @190.00: [m]	mem.bypass       | x14 = 0x2493
@line:3266  Cycle @190.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:3268  Cycle @190.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @190.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @190.00: [e]	0x00000001       | a: 00000148  | b: 00000000   | imm: 00000004 | result: 0000014c
@line:3395  Cycle @190.00: [e]	0x00000001       |a.a:00000148  |a.b:00000004   | res: 0000014c |
@line:3633  Cycle @190.00: [e]	own x15          |
@line:3737  Cycle @190.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @190.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @191.00: [w]	writeback        | x14          | 0x00002493
@line:128   Cycle @191.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @191.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @191.00: [e]	mem_bypass.reg: x14 | .data: 00002493
@line:3268  Cycle @191.00: [e]	exe_bypass.reg: x15 | .data: 0000014c
@line:3383  Cycle @191.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @191.00: [e]	0x00000001       | a: 00036073  | b: 00002493   | imm: 00000000 | result: 00038506
@line:3395  Cycle @191.00: [e]	0x00000001       |a.a:00036073  |a.b:00002493   | res: 00038506 |
@line:3633  Cycle @191.00: [e]	own x10          |
@line:3737  Cycle @191.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @191.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @192.00: [w]	writeback        | x15          | 0x0000014c
@line:2631  Cycle @192.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @192.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:3268  Cycle @192.00: [e]	exe_bypass.reg: x10 | .data: 00038506
@line:3383  Cycle @192.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @192.00: [e]	0x00000001       | a: 0000014c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @192.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @192.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @192.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @192.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @193.00: [w]	writeback        | x10          | 0x00038506
@line:128   Cycle @193.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @193.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @193.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @193.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @194.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @194.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @194.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:3268  Cycle @194.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @194.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @194.00: [e]	0x00000001       | a: 0000014c  | b: 00000000   | imm: 00000000 | result: 0000014c
@line:3395  Cycle @194.00: [e]	0x00000001       |a.a:0000014c  |a.b:00000000   | res: 0000014c |
@line:3574  Cycle @194.00: [e]	mem-read         | addr: 0x0014c| line: 0x00025 |
@line:3633  Cycle @194.00: [e]	own x14          |
@line:3737  Cycle @194.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @194.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @195.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @195.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @195.00: [m]	mem.rdata        | 0x29dd
@line:2403  Cycle @195.00: [m]	mem.bypass       | x14 = 0x29dd
@line:3266  Cycle @195.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:3268  Cycle @195.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @195.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @195.00: [e]	0x00000001       | a: 0000014c  | b: 00000000   | imm: 00000004 | result: 00000150
@line:3395  Cycle @195.00: [e]	0x00000001       |a.a:0000014c  |a.b:00000004   | res: 00000150 |
@line:3633  Cycle @195.00: [e]	own x15          |
@line:3737  Cycle @195.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @195.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @196.00: [w]	writeback        | x14          | 0x000029dd
@line:128   Cycle @196.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @196.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @196.00: [e]	mem_bypass.reg: x14 | .data: 000029dd
@line:3268  Cycle @196.00: [e]	exe_bypass.reg: x15 | .data: 00000150
@line:3383  Cycle @196.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @196.00: [e]	0x00000001       | a: 00038506  | b: 000029dd   | imm: 00000000 | result: 0003aee3
@line:3395  Cycle @196.00: [e]	0x00000001       |a.a:00038506  |a.b:000029dd   | res: 0003aee3 |
@line:3633  Cycle @196.00: [e]	own x10          |
@line:3737  Cycle @196.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @196.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @197.00: [w]	writeback        | x15          | 0x00000150
@line:2631  Cycle @197.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @197.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:3268  Cycle @197.00: [e]	exe_bypass.reg: x10 | .data: 0003aee3
@line:3383  Cycle @197.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @197.00: [e]	0x00000001       | a: 00000150  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @197.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @197.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @197.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @197.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @198.00: [w]	writeback        | x10          | 0x0003aee3
@line:128   Cycle @198.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @198.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @198.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @198.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @199.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @199.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @199.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:3268  Cycle @199.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @199.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @199.00: [e]	0x00000001       | a: 00000150  | b: 00000000   | imm: 00000000 | result: 00000150
@line:3395  Cycle @199.00: [e]	0x00000001       |a.a:00000150  |a.b:00000000   | res: 00000150 |
@line:3574  Cycle @199.00: [e]	mem-read         | addr: 0x00150| line: 0x00026 |
@line:3633  Cycle @199.00: [e]	own x14          |
@line:3737  Cycle @199.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @199.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @200.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @200.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @200.00: [m]	mem.rdata        | 0x3000
@line:2403  Cycle @200.00: [m]	mem.bypass       | x14 = 0x3000
@line:3266  Cycle @200.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:3268  Cycle @200.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @200.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @200.00: [e]	0x00000001       | a: 00000150  | b: 00000000   | imm: 00000004 | result: 00000154
@line:3395  Cycle @200.00: [e]	0x00000001       |a.a:00000150  |a.b:00000004   | res: 00000154 |
@line:3633  Cycle @200.00: [e]	own x15          |
@line:3737  Cycle @200.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @200.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @201.00: [w]	writeback        | x14          | 0x00003000
@line:128   Cycle @201.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @201.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @201.00: [e]	mem_bypass.reg: x14 | .data: 00003000
@line:3268  Cycle @201.00: [e]	exe_bypass.reg: x15 | .data: 00000154
@line:3383  Cycle @201.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @201.00: [e]	0x00000001       | a: 0003aee3  | b: 00003000   | imm: 00000000 | result: 0003dee3
@line:3395  Cycle @201.00: [e]	0x00000001       |a.a:0003aee3  |a.b:00003000   | res: 0003dee3 |
@line:3633  Cycle @201.00: [e]	own x10          |
@line:3737  Cycle @201.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @201.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @202.00: [w]	writeback        | x15          | 0x00000154
@line:2631  Cycle @202.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @202.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:3268  Cycle @202.00: [e]	exe_bypass.reg: x10 | .data: 0003dee3
@line:3383  Cycle @202.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @202.00: [e]	0x00000001       | a: 00000154  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @202.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @202.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @202.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @202.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @203.00: [w]	writeback        | x10          | 0x0003dee3
@line:128   Cycle @203.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @203.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @203.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @203.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @204.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @204.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @204.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:3268  Cycle @204.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @204.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @204.00: [e]	0x00000001       | a: 00000154  | b: 00000000   | imm: 00000000 | result: 00000154
@line:3395  Cycle @204.00: [e]	0x00000001       |a.a:00000154  |a.b:00000000   | res: 00000154 |
@line:3574  Cycle @204.00: [e]	mem-read         | addr: 0x00154| line: 0x00027 |
@line:3633  Cycle @204.00: [e]	own x14          |
@line:3737  Cycle @204.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @204.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @205.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @205.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @205.00: [m]	mem.rdata        | 0x640
@line:2403  Cycle @205.00: [m]	mem.bypass       | x14 = 0x640
@line:3266  Cycle @205.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:3268  Cycle @205.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @205.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @205.00: [e]	0x00000001       | a: 00000154  | b: 00000000   | imm: 00000004 | result: 00000158
@line:3395  Cycle @205.00: [e]	0x00000001       |a.a:00000154  |a.b:00000004   | res: 00000158 |
@line:3633  Cycle @205.00: [e]	own x15          |
@line:3737  Cycle @205.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @205.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @206.00: [w]	writeback        | x14          | 0x00000640
@line:128   Cycle @206.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @206.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @206.00: [e]	mem_bypass.reg: x14 | .data: 00000640
@line:3268  Cycle @206.00: [e]	exe_bypass.reg: x15 | .data: 00000158
@line:3383  Cycle @206.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @206.00: [e]	0x00000001       | a: 0003dee3  | b: 00000640   | imm: 00000000 | result: 0003e523
@line:3395  Cycle @206.00: [e]	0x00000001       |a.a:0003dee3  |a.b:00000640   | res: 0003e523 |
@line:3633  Cycle @206.00: [e]	own x10          |
@line:3737  Cycle @206.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @206.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @207.00: [w]	writeback        | x15          | 0x00000158
@line:2631  Cycle @207.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @207.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:3268  Cycle @207.00: [e]	exe_bypass.reg: x10 | .data: 0003e523
@line:3383  Cycle @207.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @207.00: [e]	0x00000001       | a: 00000158  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @207.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @207.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @207.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @207.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @208.00: [w]	writeback        | x10          | 0x0003e523
@line:128   Cycle @208.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @208.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @208.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @208.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @209.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @209.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @209.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:3268  Cycle @209.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @209.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @209.00: [e]	0x00000001       | a: 00000158  | b: 00000000   | imm: 00000000 | result: 00000158
@line:3395  Cycle @209.00: [e]	0x00000001       |a.a:00000158  |a.b:00000000   | res: 00000158 |
@line:3574  Cycle @209.00: [e]	mem-read         | addr: 0x00158| line: 0x00028 |
@line:3633  Cycle @209.00: [e]	own x14          |
@line:3737  Cycle @209.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @209.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @210.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @210.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @210.00: [m]	mem.rdata        | 0x2596
@line:2403  Cycle @210.00: [m]	mem.bypass       | x14 = 0x2596
@line:3266  Cycle @210.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:3268  Cycle @210.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @210.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @210.00: [e]	0x00000001       | a: 00000158  | b: 00000000   | imm: 00000004 | result: 0000015c
@line:3395  Cycle @210.00: [e]	0x00000001       |a.a:00000158  |a.b:00000004   | res: 0000015c |
@line:3633  Cycle @210.00: [e]	own x15          |
@line:3737  Cycle @210.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @210.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @211.00: [w]	writeback        | x14          | 0x00002596
@line:128   Cycle @211.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @211.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @211.00: [e]	mem_bypass.reg: x14 | .data: 00002596
@line:3268  Cycle @211.00: [e]	exe_bypass.reg: x15 | .data: 0000015c
@line:3383  Cycle @211.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @211.00: [e]	0x00000001       | a: 0003e523  | b: 00002596   | imm: 00000000 | result: 00040ab9
@line:3395  Cycle @211.00: [e]	0x00000001       |a.a:0003e523  |a.b:00002596   | res: 00040ab9 |
@line:3633  Cycle @211.00: [e]	own x10          |
@line:3737  Cycle @211.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @211.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @212.00: [w]	writeback        | x15          | 0x0000015c
@line:2631  Cycle @212.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @212.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:3268  Cycle @212.00: [e]	exe_bypass.reg: x10 | .data: 00040ab9
@line:3383  Cycle @212.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @212.00: [e]	0x00000001       | a: 0000015c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @212.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @212.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @212.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @212.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @213.00: [w]	writeback        | x10          | 0x00040ab9
@line:128   Cycle @213.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @213.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @213.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @213.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @214.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @214.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @214.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:3268  Cycle @214.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @214.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @214.00: [e]	0x00000001       | a: 0000015c  | b: 00000000   | imm: 00000000 | result: 0000015c
@line:3395  Cycle @214.00: [e]	0x00000001       |a.a:0000015c  |a.b:00000000   | res: 0000015c |
@line:3574  Cycle @214.00: [e]	mem-read         | addr: 0x0015c| line: 0x00029 |
@line:3633  Cycle @214.00: [e]	own x14          |
@line:3737  Cycle @214.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @214.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @215.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @215.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @215.00: [m]	mem.rdata        | 0x209
@line:2403  Cycle @215.00: [m]	mem.bypass       | x14 = 0x209
@line:3266  Cycle @215.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:3268  Cycle @215.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @215.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @215.00: [e]	0x00000001       | a: 0000015c  | b: 00000000   | imm: 00000004 | result: 00000160
@line:3395  Cycle @215.00: [e]	0x00000001       |a.a:0000015c  |a.b:00000004   | res: 00000160 |
@line:3633  Cycle @215.00: [e]	own x15          |
@line:3737  Cycle @215.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @215.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @216.00: [w]	writeback        | x14          | 0x00000209
@line:128   Cycle @216.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @216.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @216.00: [e]	mem_bypass.reg: x14 | .data: 00000209
@line:3268  Cycle @216.00: [e]	exe_bypass.reg: x15 | .data: 00000160
@line:3383  Cycle @216.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @216.00: [e]	0x00000001       | a: 00040ab9  | b: 00000209   | imm: 00000000 | result: 00040cc2
@line:3395  Cycle @216.00: [e]	0x00000001       |a.a:00040ab9  |a.b:00000209   | res: 00040cc2 |
@line:3633  Cycle @216.00: [e]	own x10          |
@line:3737  Cycle @216.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @216.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @217.00: [w]	writeback        | x15          | 0x00000160
@line:2631  Cycle @217.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @217.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:3268  Cycle @217.00: [e]	exe_bypass.reg: x10 | .data: 00040cc2
@line:3383  Cycle @217.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @217.00: [e]	0x00000001       | a: 00000160  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @217.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @217.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @217.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @217.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @218.00: [w]	writeback        | x10          | 0x00040cc2
@line:128   Cycle @218.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @218.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @218.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @218.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @219.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @219.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @219.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:3268  Cycle @219.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @219.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @219.00: [e]	0x00000001       | a: 00000160  | b: 00000000   | imm: 00000000 | result: 00000160
@line:3395  Cycle @219.00: [e]	0x00000001       |a.a:00000160  |a.b:00000000   | res: 00000160 |
@line:3574  Cycle @219.00: [e]	mem-read         | addr: 0x00160| line: 0x0002a |
@line:3633  Cycle @219.00: [e]	own x14          |
@line:3737  Cycle @219.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @219.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @220.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @220.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @220.00: [m]	mem.rdata        | 0x12af
@line:2403  Cycle @220.00: [m]	mem.bypass       | x14 = 0x12af
@line:3266  Cycle @220.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:3268  Cycle @220.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @220.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @220.00: [e]	0x00000001       | a: 00000160  | b: 00000000   | imm: 00000004 | result: 00000164
@line:3395  Cycle @220.00: [e]	0x00000001       |a.a:00000160  |a.b:00000004   | res: 00000164 |
@line:3633  Cycle @220.00: [e]	own x15          |
@line:3737  Cycle @220.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @220.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @221.00: [w]	writeback        | x14          | 0x000012af
@line:128   Cycle @221.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @221.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @221.00: [e]	mem_bypass.reg: x14 | .data: 000012af
@line:3268  Cycle @221.00: [e]	exe_bypass.reg: x15 | .data: 00000164
@line:3383  Cycle @221.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @221.00: [e]	0x00000001       | a: 00040cc2  | b: 000012af   | imm: 00000000 | result: 00041f71
@line:3395  Cycle @221.00: [e]	0x00000001       |a.a:00040cc2  |a.b:000012af   | res: 00041f71 |
@line:3633  Cycle @221.00: [e]	own x10          |
@line:3737  Cycle @221.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @221.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @222.00: [w]	writeback        | x15          | 0x00000164
@line:2631  Cycle @222.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @222.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:3268  Cycle @222.00: [e]	exe_bypass.reg: x10 | .data: 00041f71
@line:3383  Cycle @222.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @222.00: [e]	0x00000001       | a: 00000164  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @222.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @222.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @222.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @222.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @223.00: [w]	writeback        | x10          | 0x00041f71
@line:128   Cycle @223.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @223.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @223.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @223.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @224.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @224.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @224.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:3268  Cycle @224.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @224.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @224.00: [e]	0x00000001       | a: 00000164  | b: 00000000   | imm: 00000000 | result: 00000164
@line:3395  Cycle @224.00: [e]	0x00000001       |a.a:00000164  |a.b:00000000   | res: 00000164 |
@line:3574  Cycle @224.00: [e]	mem-read         | addr: 0x00164| line: 0x0002b |
@line:3633  Cycle @224.00: [e]	own x14          |
@line:3737  Cycle @224.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @224.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @225.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @225.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @225.00: [m]	mem.rdata        | 0x281a
@line:2403  Cycle @225.00: [m]	mem.bypass       | x14 = 0x281a
@line:3266  Cycle @225.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:3268  Cycle @225.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @225.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @225.00: [e]	0x00000001       | a: 00000164  | b: 00000000   | imm: 00000004 | result: 00000168
@line:3395  Cycle @225.00: [e]	0x00000001       |a.a:00000164  |a.b:00000004   | res: 00000168 |
@line:3633  Cycle @225.00: [e]	own x15          |
@line:3737  Cycle @225.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @225.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @226.00: [w]	writeback        | x14          | 0x0000281a
@line:128   Cycle @226.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @226.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @226.00: [e]	mem_bypass.reg: x14 | .data: 0000281a
@line:3268  Cycle @226.00: [e]	exe_bypass.reg: x15 | .data: 00000168
@line:3383  Cycle @226.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @226.00: [e]	0x00000001       | a: 00041f71  | b: 0000281a   | imm: 00000000 | result: 0004478b
@line:3395  Cycle @226.00: [e]	0x00000001       |a.a:00041f71  |a.b:0000281a   | res: 0004478b |
@line:3633  Cycle @226.00: [e]	own x10          |
@line:3737  Cycle @226.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @226.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @227.00: [w]	writeback        | x15          | 0x00000168
@line:2631  Cycle @227.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @227.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:3268  Cycle @227.00: [e]	exe_bypass.reg: x10 | .data: 0004478b
@line:3383  Cycle @227.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @227.00: [e]	0x00000001       | a: 00000168  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @227.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @227.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @227.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @227.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @228.00: [w]	writeback        | x10          | 0x0004478b
@line:128   Cycle @228.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @228.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @228.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @228.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @229.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @229.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @229.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:3268  Cycle @229.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @229.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @229.00: [e]	0x00000001       | a: 00000168  | b: 00000000   | imm: 00000000 | result: 00000168
@line:3395  Cycle @229.00: [e]	0x00000001       |a.a:00000168  |a.b:00000000   | res: 00000168 |
@line:3574  Cycle @229.00: [e]	mem-read         | addr: 0x00168| line: 0x0002c |
@line:3633  Cycle @229.00: [e]	own x14          |
@line:3737  Cycle @229.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @229.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @230.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @230.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @230.00: [m]	mem.rdata        | 0xc66
@line:2403  Cycle @230.00: [m]	mem.bypass       | x14 = 0xc66
@line:3266  Cycle @230.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:3268  Cycle @230.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @230.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @230.00: [e]	0x00000001       | a: 00000168  | b: 00000000   | imm: 00000004 | result: 0000016c
@line:3395  Cycle @230.00: [e]	0x00000001       |a.a:00000168  |a.b:00000004   | res: 0000016c |
@line:3633  Cycle @230.00: [e]	own x15          |
@line:3737  Cycle @230.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @230.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @231.00: [w]	writeback        | x14          | 0x00000c66
@line:128   Cycle @231.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @231.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @231.00: [e]	mem_bypass.reg: x14 | .data: 00000c66
@line:3268  Cycle @231.00: [e]	exe_bypass.reg: x15 | .data: 0000016c
@line:3383  Cycle @231.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @231.00: [e]	0x00000001       | a: 0004478b  | b: 00000c66   | imm: 00000000 | result: 000453f1
@line:3395  Cycle @231.00: [e]	0x00000001       |a.a:0004478b  |a.b:00000c66   | res: 000453f1 |
@line:3633  Cycle @231.00: [e]	own x10          |
@line:3737  Cycle @231.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @231.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @232.00: [w]	writeback        | x15          | 0x0000016c
@line:2631  Cycle @232.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @232.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:3268  Cycle @232.00: [e]	exe_bypass.reg: x10 | .data: 000453f1
@line:3383  Cycle @232.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @232.00: [e]	0x00000001       | a: 0000016c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @232.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @232.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @232.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @232.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @233.00: [w]	writeback        | x10          | 0x000453f1
@line:128   Cycle @233.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @233.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @233.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @233.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @234.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @234.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @234.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:3268  Cycle @234.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @234.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @234.00: [e]	0x00000001       | a: 0000016c  | b: 00000000   | imm: 00000000 | result: 0000016c
@line:3395  Cycle @234.00: [e]	0x00000001       |a.a:0000016c  |a.b:00000000   | res: 0000016c |
@line:3574  Cycle @234.00: [e]	mem-read         | addr: 0x0016c| line: 0x0002d |
@line:3633  Cycle @234.00: [e]	own x14          |
@line:3737  Cycle @234.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @234.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @235.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @235.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @235.00: [m]	mem.rdata        | 0x1e93
@line:2403  Cycle @235.00: [m]	mem.bypass       | x14 = 0x1e93
@line:3266  Cycle @235.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:3268  Cycle @235.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @235.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @235.00: [e]	0x00000001       | a: 0000016c  | b: 00000000   | imm: 00000004 | result: 00000170
@line:3395  Cycle @235.00: [e]	0x00000001       |a.a:0000016c  |a.b:00000004   | res: 00000170 |
@line:3633  Cycle @235.00: [e]	own x15          |
@line:3737  Cycle @235.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @235.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @236.00: [w]	writeback        | x14          | 0x00001e93
@line:128   Cycle @236.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @236.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @236.00: [e]	mem_bypass.reg: x14 | .data: 00001e93
@line:3268  Cycle @236.00: [e]	exe_bypass.reg: x15 | .data: 00000170
@line:3383  Cycle @236.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @236.00: [e]	0x00000001       | a: 000453f1  | b: 00001e93   | imm: 00000000 | result: 00047284
@line:3395  Cycle @236.00: [e]	0x00000001       |a.a:000453f1  |a.b:00001e93   | res: 00047284 |
@line:3633  Cycle @236.00: [e]	own x10          |
@line:3737  Cycle @236.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @236.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @237.00: [w]	writeback        | x15          | 0x00000170
@line:2631  Cycle @237.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @237.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:3268  Cycle @237.00: [e]	exe_bypass.reg: x10 | .data: 00047284
@line:3383  Cycle @237.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @237.00: [e]	0x00000001       | a: 00000170  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @237.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @237.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @237.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @237.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @238.00: [w]	writeback        | x10          | 0x00047284
@line:128   Cycle @238.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @238.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @238.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @238.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @239.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @239.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @239.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:3268  Cycle @239.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @239.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @239.00: [e]	0x00000001       | a: 00000170  | b: 00000000   | imm: 00000000 | result: 00000170
@line:3395  Cycle @239.00: [e]	0x00000001       |a.a:00000170  |a.b:00000000   | res: 00000170 |
@line:3574  Cycle @239.00: [e]	mem-read         | addr: 0x00170| line: 0x0002e |
@line:3633  Cycle @239.00: [e]	own x14          |
@line:3737  Cycle @239.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @239.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @240.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @240.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @240.00: [m]	mem.rdata        | 0x778
@line:2403  Cycle @240.00: [m]	mem.bypass       | x14 = 0x778
@line:3266  Cycle @240.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:3268  Cycle @240.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @240.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @240.00: [e]	0x00000001       | a: 00000170  | b: 00000000   | imm: 00000004 | result: 00000174
@line:3395  Cycle @240.00: [e]	0x00000001       |a.a:00000170  |a.b:00000004   | res: 00000174 |
@line:3633  Cycle @240.00: [e]	own x15          |
@line:3737  Cycle @240.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @240.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @241.00: [w]	writeback        | x14          | 0x00000778
@line:128   Cycle @241.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @241.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @241.00: [e]	mem_bypass.reg: x14 | .data: 00000778
@line:3268  Cycle @241.00: [e]	exe_bypass.reg: x15 | .data: 00000174
@line:3383  Cycle @241.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @241.00: [e]	0x00000001       | a: 00047284  | b: 00000778   | imm: 00000000 | result: 000479fc
@line:3395  Cycle @241.00: [e]	0x00000001       |a.a:00047284  |a.b:00000778   | res: 000479fc |
@line:3633  Cycle @241.00: [e]	own x10          |
@line:3737  Cycle @241.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @241.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @242.00: [w]	writeback        | x15          | 0x00000174
@line:2631  Cycle @242.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @242.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:3268  Cycle @242.00: [e]	exe_bypass.reg: x10 | .data: 000479fc
@line:3383  Cycle @242.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @242.00: [e]	0x00000001       | a: 00000174  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @242.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @242.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @242.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @242.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @243.00: [w]	writeback        | x10          | 0x000479fc
@line:128   Cycle @243.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @243.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @243.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @243.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @244.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @244.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @244.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:3268  Cycle @244.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @244.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @244.00: [e]	0x00000001       | a: 00000174  | b: 00000000   | imm: 00000000 | result: 00000174
@line:3395  Cycle @244.00: [e]	0x00000001       |a.a:00000174  |a.b:00000000   | res: 00000174 |
@line:3574  Cycle @244.00: [e]	mem-read         | addr: 0x00174| line: 0x0002f |
@line:3633  Cycle @244.00: [e]	own x14          |
@line:3737  Cycle @244.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @244.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @245.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @245.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @245.00: [m]	mem.rdata        | 0x1068
@line:2403  Cycle @245.00: [m]	mem.bypass       | x14 = 0x1068
@line:3266  Cycle @245.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:3268  Cycle @245.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @245.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @245.00: [e]	0x00000001       | a: 00000174  | b: 00000000   | imm: 00000004 | result: 00000178
@line:3395  Cycle @245.00: [e]	0x00000001       |a.a:00000174  |a.b:00000004   | res: 00000178 |
@line:3633  Cycle @245.00: [e]	own x15          |
@line:3737  Cycle @245.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @245.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @246.00: [w]	writeback        | x14          | 0x00001068
@line:128   Cycle @246.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @246.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @246.00: [e]	mem_bypass.reg: x14 | .data: 00001068
@line:3268  Cycle @246.00: [e]	exe_bypass.reg: x15 | .data: 00000178
@line:3383  Cycle @246.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @246.00: [e]	0x00000001       | a: 000479fc  | b: 00001068   | imm: 00000000 | result: 00048a64
@line:3395  Cycle @246.00: [e]	0x00000001       |a.a:000479fc  |a.b:00001068   | res: 00048a64 |
@line:3633  Cycle @246.00: [e]	own x10          |
@line:3737  Cycle @246.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @246.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @247.00: [w]	writeback        | x15          | 0x00000178
@line:2631  Cycle @247.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @247.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:3268  Cycle @247.00: [e]	exe_bypass.reg: x10 | .data: 00048a64
@line:3383  Cycle @247.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @247.00: [e]	0x00000001       | a: 00000178  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @247.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @247.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @247.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @247.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @248.00: [w]	writeback        | x10          | 0x00048a64
@line:128   Cycle @248.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @248.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @248.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @248.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @249.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @249.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @249.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:3268  Cycle @249.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @249.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @249.00: [e]	0x00000001       | a: 00000178  | b: 00000000   | imm: 00000000 | result: 00000178
@line:3395  Cycle @249.00: [e]	0x00000001       |a.a:00000178  |a.b:00000000   | res: 00000178 |
@line:3574  Cycle @249.00: [e]	mem-read         | addr: 0x00178| line: 0x00030 |
@line:3633  Cycle @249.00: [e]	own x14          |
@line:3737  Cycle @249.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @249.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @250.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @250.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @250.00: [m]	mem.rdata        | 0x11aa
@line:2403  Cycle @250.00: [m]	mem.bypass       | x14 = 0x11aa
@line:3266  Cycle @250.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:3268  Cycle @250.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @250.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @250.00: [e]	0x00000001       | a: 00000178  | b: 00000000   | imm: 00000004 | result: 0000017c
@line:3395  Cycle @250.00: [e]	0x00000001       |a.a:00000178  |a.b:00000004   | res: 0000017c |
@line:3633  Cycle @250.00: [e]	own x15          |
@line:3737  Cycle @250.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @250.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @251.00: [w]	writeback        | x14          | 0x000011aa
@line:128   Cycle @251.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @251.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @251.00: [e]	mem_bypass.reg: x14 | .data: 000011aa
@line:3268  Cycle @251.00: [e]	exe_bypass.reg: x15 | .data: 0000017c
@line:3383  Cycle @251.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @251.00: [e]	0x00000001       | a: 00048a64  | b: 000011aa   | imm: 00000000 | result: 00049c0e
@line:3395  Cycle @251.00: [e]	0x00000001       |a.a:00048a64  |a.b:000011aa   | res: 00049c0e |
@line:3633  Cycle @251.00: [e]	own x10          |
@line:3737  Cycle @251.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @251.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @252.00: [w]	writeback        | x15          | 0x0000017c
@line:2631  Cycle @252.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @252.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:3268  Cycle @252.00: [e]	exe_bypass.reg: x10 | .data: 00049c0e
@line:3383  Cycle @252.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @252.00: [e]	0x00000001       | a: 0000017c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @252.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @252.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @252.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @252.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @253.00: [w]	writeback        | x10          | 0x00049c0e
@line:128   Cycle @253.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @253.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @253.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @253.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @254.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @254.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @254.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:3268  Cycle @254.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @254.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @254.00: [e]	0x00000001       | a: 0000017c  | b: 00000000   | imm: 00000000 | result: 0000017c
@line:3395  Cycle @254.00: [e]	0x00000001       |a.a:0000017c  |a.b:00000000   | res: 0000017c |
@line:3574  Cycle @254.00: [e]	mem-read         | addr: 0x0017c| line: 0x00031 |
@line:3633  Cycle @254.00: [e]	own x14          |
@line:3737  Cycle @254.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @254.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @255.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @255.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @255.00: [m]	mem.rdata        | 0x270a
@line:2403  Cycle @255.00: [m]	mem.bypass       | x14 = 0x270a
@line:3266  Cycle @255.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:3268  Cycle @255.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @255.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @255.00: [e]	0x00000001       | a: 0000017c  | b: 00000000   | imm: 00000004 | result: 00000180
@line:3395  Cycle @255.00: [e]	0x00000001       |a.a:0000017c  |a.b:00000004   | res: 00000180 |
@line:3633  Cycle @255.00: [e]	own x15          |
@line:3737  Cycle @255.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @255.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @256.00: [w]	writeback        | x14          | 0x0000270a
@line:128   Cycle @256.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @256.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @256.00: [e]	mem_bypass.reg: x14 | .data: 0000270a
@line:3268  Cycle @256.00: [e]	exe_bypass.reg: x15 | .data: 00000180
@line:3383  Cycle @256.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @256.00: [e]	0x00000001       | a: 00049c0e  | b: 0000270a   | imm: 00000000 | result: 0004c318
@line:3395  Cycle @256.00: [e]	0x00000001       |a.a:00049c0e  |a.b:0000270a   | res: 0004c318 |
@line:3633  Cycle @256.00: [e]	own x10          |
@line:3737  Cycle @256.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @256.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @257.00: [w]	writeback        | x15          | 0x00000180
@line:2631  Cycle @257.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @257.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:3268  Cycle @257.00: [e]	exe_bypass.reg: x10 | .data: 0004c318
@line:3383  Cycle @257.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @257.00: [e]	0x00000001       | a: 00000180  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @257.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @257.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @257.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @257.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @258.00: [w]	writeback        | x10          | 0x0004c318
@line:128   Cycle @258.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @258.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @258.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @258.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @259.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @259.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @259.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:3268  Cycle @259.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @259.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @259.00: [e]	0x00000001       | a: 00000180  | b: 00000000   | imm: 00000000 | result: 00000180
@line:3395  Cycle @259.00: [e]	0x00000001       |a.a:00000180  |a.b:00000000   | res: 00000180 |
@line:3574  Cycle @259.00: [e]	mem-read         | addr: 0x00180| line: 0x00032 |
@line:3633  Cycle @259.00: [e]	own x14          |
@line:3737  Cycle @259.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @259.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @260.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @260.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @260.00: [m]	mem.rdata        | 0x3010
@line:2403  Cycle @260.00: [m]	mem.bypass       | x14 = 0x3010
@line:3266  Cycle @260.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:3268  Cycle @260.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @260.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @260.00: [e]	0x00000001       | a: 00000180  | b: 00000000   | imm: 00000004 | result: 00000184
@line:3395  Cycle @260.00: [e]	0x00000001       |a.a:00000180  |a.b:00000004   | res: 00000184 |
@line:3633  Cycle @260.00: [e]	own x15          |
@line:3737  Cycle @260.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @260.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @261.00: [w]	writeback        | x14          | 0x00003010
@line:128   Cycle @261.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @261.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @261.00: [e]	mem_bypass.reg: x14 | .data: 00003010
@line:3268  Cycle @261.00: [e]	exe_bypass.reg: x15 | .data: 00000184
@line:3383  Cycle @261.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @261.00: [e]	0x00000001       | a: 0004c318  | b: 00003010   | imm: 00000000 | result: 0004f328
@line:3395  Cycle @261.00: [e]	0x00000001       |a.a:0004c318  |a.b:00003010   | res: 0004f328 |
@line:3633  Cycle @261.00: [e]	own x10          |
@line:3737  Cycle @261.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @261.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @262.00: [w]	writeback        | x15          | 0x00000184
@line:2631  Cycle @262.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @262.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:3268  Cycle @262.00: [e]	exe_bypass.reg: x10 | .data: 0004f328
@line:3383  Cycle @262.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @262.00: [e]	0x00000001       | a: 00000184  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @262.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @262.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @262.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @262.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @263.00: [w]	writeback        | x10          | 0x0004f328
@line:128   Cycle @263.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @263.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @263.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @263.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @264.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @264.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @264.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:3268  Cycle @264.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @264.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @264.00: [e]	0x00000001       | a: 00000184  | b: 00000000   | imm: 00000000 | result: 00000184
@line:3395  Cycle @264.00: [e]	0x00000001       |a.a:00000184  |a.b:00000000   | res: 00000184 |
@line:3574  Cycle @264.00: [e]	mem-read         | addr: 0x00184| line: 0x00033 |
@line:3633  Cycle @264.00: [e]	own x14          |
@line:3737  Cycle @264.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @264.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @265.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @265.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @265.00: [m]	mem.rdata        | 0xa96
@line:2403  Cycle @265.00: [m]	mem.bypass       | x14 = 0xa96
@line:3266  Cycle @265.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:3268  Cycle @265.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @265.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @265.00: [e]	0x00000001       | a: 00000184  | b: 00000000   | imm: 00000004 | result: 00000188
@line:3395  Cycle @265.00: [e]	0x00000001       |a.a:00000184  |a.b:00000004   | res: 00000188 |
@line:3633  Cycle @265.00: [e]	own x15          |
@line:3737  Cycle @265.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @265.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @266.00: [w]	writeback        | x14          | 0x00000a96
@line:128   Cycle @266.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @266.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @266.00: [e]	mem_bypass.reg: x14 | .data: 00000a96
@line:3268  Cycle @266.00: [e]	exe_bypass.reg: x15 | .data: 00000188
@line:3383  Cycle @266.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @266.00: [e]	0x00000001       | a: 0004f328  | b: 00000a96   | imm: 00000000 | result: 0004fdbe
@line:3395  Cycle @266.00: [e]	0x00000001       |a.a:0004f328  |a.b:00000a96   | res: 0004fdbe |
@line:3633  Cycle @266.00: [e]	own x10          |
@line:3737  Cycle @266.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @266.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @267.00: [w]	writeback        | x15          | 0x00000188
@line:2631  Cycle @267.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @267.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:3268  Cycle @267.00: [e]	exe_bypass.reg: x10 | .data: 0004fdbe
@line:3383  Cycle @267.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @267.00: [e]	0x00000001       | a: 00000188  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @267.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @267.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @267.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @267.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @268.00: [w]	writeback        | x10          | 0x0004fdbe
@line:128   Cycle @268.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @268.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @268.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @268.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @269.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @269.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @269.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:3268  Cycle @269.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @269.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @269.00: [e]	0x00000001       | a: 00000188  | b: 00000000   | imm: 00000000 | result: 00000188
@line:3395  Cycle @269.00: [e]	0x00000001       |a.a:00000188  |a.b:00000000   | res: 00000188 |
@line:3574  Cycle @269.00: [e]	mem-read         | addr: 0x00188| line: 0x00034 |
@line:3633  Cycle @269.00: [e]	own x14          |
@line:3737  Cycle @269.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @269.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @270.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @270.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @270.00: [m]	mem.rdata        | 0x2350
@line:2403  Cycle @270.00: [m]	mem.bypass       | x14 = 0x2350
@line:3266  Cycle @270.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:3268  Cycle @270.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @270.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @270.00: [e]	0x00000001       | a: 00000188  | b: 00000000   | imm: 00000004 | result: 0000018c
@line:3395  Cycle @270.00: [e]	0x00000001       |a.a:00000188  |a.b:00000004   | res: 0000018c |
@line:3633  Cycle @270.00: [e]	own x15          |
@line:3737  Cycle @270.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @270.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @271.00: [w]	writeback        | x14          | 0x00002350
@line:128   Cycle @271.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @271.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @271.00: [e]	mem_bypass.reg: x14 | .data: 00002350
@line:3268  Cycle @271.00: [e]	exe_bypass.reg: x15 | .data: 0000018c
@line:3383  Cycle @271.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @271.00: [e]	0x00000001       | a: 0004fdbe  | b: 00002350   | imm: 00000000 | result: 0005210e
@line:3395  Cycle @271.00: [e]	0x00000001       |a.a:0004fdbe  |a.b:00002350   | res: 0005210e |
@line:3633  Cycle @271.00: [e]	own x10          |
@line:3737  Cycle @271.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @271.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @272.00: [w]	writeback        | x15          | 0x0000018c
@line:2631  Cycle @272.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @272.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:3268  Cycle @272.00: [e]	exe_bypass.reg: x10 | .data: 0005210e
@line:3383  Cycle @272.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @272.00: [e]	0x00000001       | a: 0000018c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @272.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @272.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @272.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @272.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @273.00: [w]	writeback        | x10          | 0x0005210e
@line:128   Cycle @273.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @273.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @273.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @273.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @274.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @274.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @274.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:3268  Cycle @274.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @274.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @274.00: [e]	0x00000001       | a: 0000018c  | b: 00000000   | imm: 00000000 | result: 0000018c
@line:3395  Cycle @274.00: [e]	0x00000001       |a.a:0000018c  |a.b:00000000   | res: 0000018c |
@line:3574  Cycle @274.00: [e]	mem-read         | addr: 0x0018c| line: 0x00035 |
@line:3633  Cycle @274.00: [e]	own x14          |
@line:3737  Cycle @274.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @274.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @275.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @275.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @275.00: [m]	mem.rdata        | 0x14d2
@line:2403  Cycle @275.00: [m]	mem.bypass       | x14 = 0x14d2
@line:3266  Cycle @275.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:3268  Cycle @275.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @275.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @275.00: [e]	0x00000001       | a: 0000018c  | b: 00000000   | imm: 00000004 | result: 00000190
@line:3395  Cycle @275.00: [e]	0x00000001       |a.a:0000018c  |a.b:00000004   | res: 00000190 |
@line:3633  Cycle @275.00: [e]	own x15          |
@line:3737  Cycle @275.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @275.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @276.00: [w]	writeback        | x14          | 0x000014d2
@line:128   Cycle @276.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @276.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @276.00: [e]	mem_bypass.reg: x14 | .data: 000014d2
@line:3268  Cycle @276.00: [e]	exe_bypass.reg: x15 | .data: 00000190
@line:3383  Cycle @276.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @276.00: [e]	0x00000001       | a: 0005210e  | b: 000014d2   | imm: 00000000 | result: 000535e0
@line:3395  Cycle @276.00: [e]	0x00000001       |a.a:0005210e  |a.b:000014d2   | res: 000535e0 |
@line:3633  Cycle @276.00: [e]	own x10          |
@line:3737  Cycle @276.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @276.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @277.00: [w]	writeback        | x15          | 0x00000190
@line:2631  Cycle @277.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @277.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:3268  Cycle @277.00: [e]	exe_bypass.reg: x10 | .data: 000535e0
@line:3383  Cycle @277.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @277.00: [e]	0x00000001       | a: 00000190  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @277.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @277.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @277.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @277.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @278.00: [w]	writeback        | x10          | 0x000535e0
@line:128   Cycle @278.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @278.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @278.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @278.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @279.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @279.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @279.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:3268  Cycle @279.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @279.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @279.00: [e]	0x00000001       | a: 00000190  | b: 00000000   | imm: 00000000 | result: 00000190
@line:3395  Cycle @279.00: [e]	0x00000001       |a.a:00000190  |a.b:00000000   | res: 00000190 |
@line:3574  Cycle @279.00: [e]	mem-read         | addr: 0x00190| line: 0x00036 |
@line:3633  Cycle @279.00: [e]	own x14          |
@line:3737  Cycle @279.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @279.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @280.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @280.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @280.00: [m]	mem.rdata        | 0xf90
@line:2403  Cycle @280.00: [m]	mem.bypass       | x14 = 0xf90
@line:3266  Cycle @280.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:3268  Cycle @280.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @280.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @280.00: [e]	0x00000001       | a: 00000190  | b: 00000000   | imm: 00000004 | result: 00000194
@line:3395  Cycle @280.00: [e]	0x00000001       |a.a:00000190  |a.b:00000004   | res: 00000194 |
@line:3633  Cycle @280.00: [e]	own x15          |
@line:3737  Cycle @280.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @280.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @281.00: [w]	writeback        | x14          | 0x00000f90
@line:128   Cycle @281.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @281.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @281.00: [e]	mem_bypass.reg: x14 | .data: 00000f90
@line:3268  Cycle @281.00: [e]	exe_bypass.reg: x15 | .data: 00000194
@line:3383  Cycle @281.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @281.00: [e]	0x00000001       | a: 000535e0  | b: 00000f90   | imm: 00000000 | result: 00054570
@line:3395  Cycle @281.00: [e]	0x00000001       |a.a:000535e0  |a.b:00000f90   | res: 00054570 |
@line:3633  Cycle @281.00: [e]	own x10          |
@line:3737  Cycle @281.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @281.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @282.00: [w]	writeback        | x15          | 0x00000194
@line:2631  Cycle @282.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @282.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:3268  Cycle @282.00: [e]	exe_bypass.reg: x10 | .data: 00054570
@line:3383  Cycle @282.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @282.00: [e]	0x00000001       | a: 00000194  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @282.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @282.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @282.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @282.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @283.00: [w]	writeback        | x10          | 0x00054570
@line:128   Cycle @283.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @283.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @283.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @283.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @284.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @284.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @284.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:3268  Cycle @284.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @284.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @284.00: [e]	0x00000001       | a: 00000194  | b: 00000000   | imm: 00000000 | result: 00000194
@line:3395  Cycle @284.00: [e]	0x00000001       |a.a:00000194  |a.b:00000000   | res: 00000194 |
@line:3574  Cycle @284.00: [e]	mem-read         | addr: 0x00194| line: 0x00037 |
@line:3633  Cycle @284.00: [e]	own x14          |
@line:3737  Cycle @284.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @284.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @285.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @285.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @285.00: [m]	mem.rdata        | 0x109f
@line:2403  Cycle @285.00: [m]	mem.bypass       | x14 = 0x109f
@line:3266  Cycle @285.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:3268  Cycle @285.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @285.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @285.00: [e]	0x00000001       | a: 00000194  | b: 00000000   | imm: 00000004 | result: 00000198
@line:3395  Cycle @285.00: [e]	0x00000001       |a.a:00000194  |a.b:00000004   | res: 00000198 |
@line:3633  Cycle @285.00: [e]	own x15          |
@line:3737  Cycle @285.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @285.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @286.00: [w]	writeback        | x14          | 0x0000109f
@line:128   Cycle @286.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @286.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @286.00: [e]	mem_bypass.reg: x14 | .data: 0000109f
@line:3268  Cycle @286.00: [e]	exe_bypass.reg: x15 | .data: 00000198
@line:3383  Cycle @286.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @286.00: [e]	0x00000001       | a: 00054570  | b: 0000109f   | imm: 00000000 | result: 0005560f
@line:3395  Cycle @286.00: [e]	0x00000001       |a.a:00054570  |a.b:0000109f   | res: 0005560f |
@line:3633  Cycle @286.00: [e]	own x10          |
@line:3737  Cycle @286.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @286.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @287.00: [w]	writeback        | x15          | 0x00000198
@line:2631  Cycle @287.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @287.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:3268  Cycle @287.00: [e]	exe_bypass.reg: x10 | .data: 0005560f
@line:3383  Cycle @287.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @287.00: [e]	0x00000001       | a: 00000198  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @287.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @287.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @287.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @287.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @288.00: [w]	writeback        | x10          | 0x0005560f
@line:128   Cycle @288.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @288.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @288.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @288.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @289.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @289.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @289.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:3268  Cycle @289.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @289.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @289.00: [e]	0x00000001       | a: 00000198  | b: 00000000   | imm: 00000000 | result: 00000198
@line:3395  Cycle @289.00: [e]	0x00000001       |a.a:00000198  |a.b:00000000   | res: 00000198 |
@line:3574  Cycle @289.00: [e]	mem-read         | addr: 0x00198| line: 0x00038 |
@line:3633  Cycle @289.00: [e]	own x14          |
@line:3737  Cycle @289.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @289.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @290.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @290.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @290.00: [m]	mem.rdata        | 0x210f
@line:2403  Cycle @290.00: [m]	mem.bypass       | x14 = 0x210f
@line:3266  Cycle @290.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:3268  Cycle @290.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @290.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @290.00: [e]	0x00000001       | a: 00000198  | b: 00000000   | imm: 00000004 | result: 0000019c
@line:3395  Cycle @290.00: [e]	0x00000001       |a.a:00000198  |a.b:00000004   | res: 0000019c |
@line:3633  Cycle @290.00: [e]	own x15          |
@line:3737  Cycle @290.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @290.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @291.00: [w]	writeback        | x14          | 0x0000210f
@line:128   Cycle @291.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @291.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @291.00: [e]	mem_bypass.reg: x14 | .data: 0000210f
@line:3268  Cycle @291.00: [e]	exe_bypass.reg: x15 | .data: 0000019c
@line:3383  Cycle @291.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @291.00: [e]	0x00000001       | a: 0005560f  | b: 0000210f   | imm: 00000000 | result: 0005771e
@line:3395  Cycle @291.00: [e]	0x00000001       |a.a:0005560f  |a.b:0000210f   | res: 0005771e |
@line:3633  Cycle @291.00: [e]	own x10          |
@line:3737  Cycle @291.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @291.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @292.00: [w]	writeback        | x15          | 0x0000019c
@line:2631  Cycle @292.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @292.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:3268  Cycle @292.00: [e]	exe_bypass.reg: x10 | .data: 0005771e
@line:3383  Cycle @292.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @292.00: [e]	0x00000001       | a: 0000019c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @292.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @292.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @292.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @292.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @293.00: [w]	writeback        | x10          | 0x0005771e
@line:128   Cycle @293.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @293.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @293.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @293.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @294.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @294.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @294.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:3268  Cycle @294.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @294.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @294.00: [e]	0x00000001       | a: 0000019c  | b: 00000000   | imm: 00000000 | result: 0000019c
@line:3395  Cycle @294.00: [e]	0x00000001       |a.a:0000019c  |a.b:00000000   | res: 0000019c |
@line:3574  Cycle @294.00: [e]	mem-read         | addr: 0x0019c| line: 0x00039 |
@line:3633  Cycle @294.00: [e]	own x14          |
@line:3737  Cycle @294.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @294.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @295.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @295.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @295.00: [m]	mem.rdata        | 0x1bf8
@line:2403  Cycle @295.00: [m]	mem.bypass       | x14 = 0x1bf8
@line:3266  Cycle @295.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:3268  Cycle @295.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @295.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @295.00: [e]	0x00000001       | a: 0000019c  | b: 00000000   | imm: 00000004 | result: 000001a0
@line:3395  Cycle @295.00: [e]	0x00000001       |a.a:0000019c  |a.b:00000004   | res: 000001a0 |
@line:3633  Cycle @295.00: [e]	own x15          |
@line:3737  Cycle @295.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @295.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @296.00: [w]	writeback        | x14          | 0x00001bf8
@line:128   Cycle @296.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @296.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @296.00: [e]	mem_bypass.reg: x14 | .data: 00001bf8
@line:3268  Cycle @296.00: [e]	exe_bypass.reg: x15 | .data: 000001a0
@line:3383  Cycle @296.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @296.00: [e]	0x00000001       | a: 0005771e  | b: 00001bf8   | imm: 00000000 | result: 00059316
@line:3395  Cycle @296.00: [e]	0x00000001       |a.a:0005771e  |a.b:00001bf8   | res: 00059316 |
@line:3633  Cycle @296.00: [e]	own x10          |
@line:3737  Cycle @296.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @296.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @297.00: [w]	writeback        | x15          | 0x000001a0
@line:2631  Cycle @297.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @297.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:3268  Cycle @297.00: [e]	exe_bypass.reg: x10 | .data: 00059316
@line:3383  Cycle @297.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @297.00: [e]	0x00000001       | a: 000001a0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @297.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @297.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @297.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @297.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @298.00: [w]	writeback        | x10          | 0x00059316
@line:128   Cycle @298.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @298.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @298.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @298.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @299.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @299.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @299.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:3268  Cycle @299.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @299.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @299.00: [e]	0x00000001       | a: 000001a0  | b: 00000000   | imm: 00000000 | result: 000001a0
@line:3395  Cycle @299.00: [e]	0x00000001       |a.a:000001a0  |a.b:00000000   | res: 000001a0 |
@line:3574  Cycle @299.00: [e]	mem-read         | addr: 0x001a0| line: 0x0003a |
@line:3633  Cycle @299.00: [e]	own x14          |
@line:3737  Cycle @299.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @299.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @300.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @300.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @300.00: [m]	mem.rdata        | 0x1318
@line:2403  Cycle @300.00: [m]	mem.bypass       | x14 = 0x1318
@line:3266  Cycle @300.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:3268  Cycle @300.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @300.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @300.00: [e]	0x00000001       | a: 000001a0  | b: 00000000   | imm: 00000004 | result: 000001a4
@line:3395  Cycle @300.00: [e]	0x00000001       |a.a:000001a0  |a.b:00000004   | res: 000001a4 |
@line:3633  Cycle @300.00: [e]	own x15          |
@line:3737  Cycle @300.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @300.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @301.00: [w]	writeback        | x14          | 0x00001318
@line:128   Cycle @301.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @301.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @301.00: [e]	mem_bypass.reg: x14 | .data: 00001318
@line:3268  Cycle @301.00: [e]	exe_bypass.reg: x15 | .data: 000001a4
@line:3383  Cycle @301.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @301.00: [e]	0x00000001       | a: 00059316  | b: 00001318   | imm: 00000000 | result: 0005a62e
@line:3395  Cycle @301.00: [e]	0x00000001       |a.a:00059316  |a.b:00001318   | res: 0005a62e |
@line:3633  Cycle @301.00: [e]	own x10          |
@line:3737  Cycle @301.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @301.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @302.00: [w]	writeback        | x15          | 0x000001a4
@line:2631  Cycle @302.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @302.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:3268  Cycle @302.00: [e]	exe_bypass.reg: x10 | .data: 0005a62e
@line:3383  Cycle @302.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @302.00: [e]	0x00000001       | a: 000001a4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @302.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @302.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @302.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @302.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @303.00: [w]	writeback        | x10          | 0x0005a62e
@line:128   Cycle @303.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @303.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @303.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @303.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @304.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @304.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @304.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:3268  Cycle @304.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @304.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @304.00: [e]	0x00000001       | a: 000001a4  | b: 00000000   | imm: 00000000 | result: 000001a4
@line:3395  Cycle @304.00: [e]	0x00000001       |a.a:000001a4  |a.b:00000000   | res: 000001a4 |
@line:3574  Cycle @304.00: [e]	mem-read         | addr: 0x001a4| line: 0x0003b |
@line:3633  Cycle @304.00: [e]	own x14          |
@line:3737  Cycle @304.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @304.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @305.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @305.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @305.00: [m]	mem.rdata        | 0x1654
@line:2403  Cycle @305.00: [m]	mem.bypass       | x14 = 0x1654
@line:3266  Cycle @305.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:3268  Cycle @305.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @305.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @305.00: [e]	0x00000001       | a: 000001a4  | b: 00000000   | imm: 00000004 | result: 000001a8
@line:3395  Cycle @305.00: [e]	0x00000001       |a.a:000001a4  |a.b:00000004   | res: 000001a8 |
@line:3633  Cycle @305.00: [e]	own x15          |
@line:3737  Cycle @305.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @305.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @306.00: [w]	writeback        | x14          | 0x00001654
@line:128   Cycle @306.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @306.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @306.00: [e]	mem_bypass.reg: x14 | .data: 00001654
@line:3268  Cycle @306.00: [e]	exe_bypass.reg: x15 | .data: 000001a8
@line:3383  Cycle @306.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @306.00: [e]	0x00000001       | a: 0005a62e  | b: 00001654   | imm: 00000000 | result: 0005bc82
@line:3395  Cycle @306.00: [e]	0x00000001       |a.a:0005a62e  |a.b:00001654   | res: 0005bc82 |
@line:3633  Cycle @306.00: [e]	own x10          |
@line:3737  Cycle @306.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @306.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @307.00: [w]	writeback        | x15          | 0x000001a8
@line:2631  Cycle @307.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @307.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:3268  Cycle @307.00: [e]	exe_bypass.reg: x10 | .data: 0005bc82
@line:3383  Cycle @307.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @307.00: [e]	0x00000001       | a: 000001a8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @307.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @307.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @307.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @307.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @308.00: [w]	writeback        | x10          | 0x0005bc82
@line:128   Cycle @308.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @308.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @308.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @308.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @309.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @309.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @309.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:3268  Cycle @309.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @309.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @309.00: [e]	0x00000001       | a: 000001a8  | b: 00000000   | imm: 00000000 | result: 000001a8
@line:3395  Cycle @309.00: [e]	0x00000001       |a.a:000001a8  |a.b:00000000   | res: 000001a8 |
@line:3574  Cycle @309.00: [e]	mem-read         | addr: 0x001a8| line: 0x0003c |
@line:3633  Cycle @309.00: [e]	own x14          |
@line:3737  Cycle @309.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @309.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @310.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @310.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @310.00: [m]	mem.rdata        | 0xc5b
@line:2403  Cycle @310.00: [m]	mem.bypass       | x14 = 0xc5b
@line:3266  Cycle @310.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:3268  Cycle @310.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @310.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @310.00: [e]	0x00000001       | a: 000001a8  | b: 00000000   | imm: 00000004 | result: 000001ac
@line:3395  Cycle @310.00: [e]	0x00000001       |a.a:000001a8  |a.b:00000004   | res: 000001ac |
@line:3633  Cycle @310.00: [e]	own x15          |
@line:3737  Cycle @310.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @310.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @311.00: [w]	writeback        | x14          | 0x00000c5b
@line:128   Cycle @311.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @311.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @311.00: [e]	mem_bypass.reg: x14 | .data: 00000c5b
@line:3268  Cycle @311.00: [e]	exe_bypass.reg: x15 | .data: 000001ac
@line:3383  Cycle @311.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @311.00: [e]	0x00000001       | a: 0005bc82  | b: 00000c5b   | imm: 00000000 | result: 0005c8dd
@line:3395  Cycle @311.00: [e]	0x00000001       |a.a:0005bc82  |a.b:00000c5b   | res: 0005c8dd |
@line:3633  Cycle @311.00: [e]	own x10          |
@line:3737  Cycle @311.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @311.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @312.00: [w]	writeback        | x15          | 0x000001ac
@line:2631  Cycle @312.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @312.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:3268  Cycle @312.00: [e]	exe_bypass.reg: x10 | .data: 0005c8dd
@line:3383  Cycle @312.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @312.00: [e]	0x00000001       | a: 000001ac  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @312.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @312.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @312.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @312.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @313.00: [w]	writeback        | x10          | 0x0005c8dd
@line:128   Cycle @313.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @313.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @313.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @313.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @314.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @314.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @314.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:3268  Cycle @314.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @314.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @314.00: [e]	0x00000001       | a: 000001ac  | b: 00000000   | imm: 00000000 | result: 000001ac
@line:3395  Cycle @314.00: [e]	0x00000001       |a.a:000001ac  |a.b:00000000   | res: 000001ac |
@line:3574  Cycle @314.00: [e]	mem-read         | addr: 0x001ac| line: 0x0003d |
@line:3633  Cycle @314.00: [e]	own x14          |
@line:3737  Cycle @314.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @314.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @315.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @315.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @315.00: [m]	mem.rdata        | 0x19b4
@line:2403  Cycle @315.00: [m]	mem.bypass       | x14 = 0x19b4
@line:3266  Cycle @315.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:3268  Cycle @315.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @315.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @315.00: [e]	0x00000001       | a: 000001ac  | b: 00000000   | imm: 00000004 | result: 000001b0
@line:3395  Cycle @315.00: [e]	0x00000001       |a.a:000001ac  |a.b:00000004   | res: 000001b0 |
@line:3633  Cycle @315.00: [e]	own x15          |
@line:3737  Cycle @315.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @315.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @316.00: [w]	writeback        | x14          | 0x000019b4
@line:128   Cycle @316.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @316.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @316.00: [e]	mem_bypass.reg: x14 | .data: 000019b4
@line:3268  Cycle @316.00: [e]	exe_bypass.reg: x15 | .data: 000001b0
@line:3383  Cycle @316.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @316.00: [e]	0x00000001       | a: 0005c8dd  | b: 000019b4   | imm: 00000000 | result: 0005e291
@line:3395  Cycle @316.00: [e]	0x00000001       |a.a:0005c8dd  |a.b:000019b4   | res: 0005e291 |
@line:3633  Cycle @316.00: [e]	own x10          |
@line:3737  Cycle @316.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @316.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @317.00: [w]	writeback        | x15          | 0x000001b0
@line:2631  Cycle @317.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @317.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:3268  Cycle @317.00: [e]	exe_bypass.reg: x10 | .data: 0005e291
@line:3383  Cycle @317.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @317.00: [e]	0x00000001       | a: 000001b0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @317.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @317.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @317.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @317.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @318.00: [w]	writeback        | x10          | 0x0005e291
@line:128   Cycle @318.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @318.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @318.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @318.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @319.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @319.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @319.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:3268  Cycle @319.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @319.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @319.00: [e]	0x00000001       | a: 000001b0  | b: 00000000   | imm: 00000000 | result: 000001b0
@line:3395  Cycle @319.00: [e]	0x00000001       |a.a:000001b0  |a.b:00000000   | res: 000001b0 |
@line:3574  Cycle @319.00: [e]	mem-read         | addr: 0x001b0| line: 0x0003e |
@line:3633  Cycle @319.00: [e]	own x14          |
@line:3737  Cycle @319.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @319.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @320.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @320.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @320.00: [m]	mem.rdata        | 0x2fdb
@line:2403  Cycle @320.00: [m]	mem.bypass       | x14 = 0x2fdb
@line:3266  Cycle @320.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:3268  Cycle @320.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @320.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @320.00: [e]	0x00000001       | a: 000001b0  | b: 00000000   | imm: 00000004 | result: 000001b4
@line:3395  Cycle @320.00: [e]	0x00000001       |a.a:000001b0  |a.b:00000004   | res: 000001b4 |
@line:3633  Cycle @320.00: [e]	own x15          |
@line:3737  Cycle @320.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @320.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @321.00: [w]	writeback        | x14          | 0x00002fdb
@line:128   Cycle @321.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @321.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @321.00: [e]	mem_bypass.reg: x14 | .data: 00002fdb
@line:3268  Cycle @321.00: [e]	exe_bypass.reg: x15 | .data: 000001b4
@line:3383  Cycle @321.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @321.00: [e]	0x00000001       | a: 0005e291  | b: 00002fdb   | imm: 00000000 | result: 0006126c
@line:3395  Cycle @321.00: [e]	0x00000001       |a.a:0005e291  |a.b:00002fdb   | res: 0006126c |
@line:3633  Cycle @321.00: [e]	own x10          |
@line:3737  Cycle @321.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @321.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @322.00: [w]	writeback        | x15          | 0x000001b4
@line:2631  Cycle @322.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @322.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:3268  Cycle @322.00: [e]	exe_bypass.reg: x10 | .data: 0006126c
@line:3383  Cycle @322.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @322.00: [e]	0x00000001       | a: 000001b4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @322.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @322.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @322.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @322.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @323.00: [w]	writeback        | x10          | 0x0006126c
@line:128   Cycle @323.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @323.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @323.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @323.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @324.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @324.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @324.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:3268  Cycle @324.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @324.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @324.00: [e]	0x00000001       | a: 000001b4  | b: 00000000   | imm: 00000000 | result: 000001b4
@line:3395  Cycle @324.00: [e]	0x00000001       |a.a:000001b4  |a.b:00000000   | res: 000001b4 |
@line:3574  Cycle @324.00: [e]	mem-read         | addr: 0x001b4| line: 0x0003f |
@line:3633  Cycle @324.00: [e]	own x14          |
@line:3737  Cycle @324.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @324.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @325.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @325.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @325.00: [m]	mem.rdata        | 0x21fd
@line:2403  Cycle @325.00: [m]	mem.bypass       | x14 = 0x21fd
@line:3266  Cycle @325.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:3268  Cycle @325.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @325.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @325.00: [e]	0x00000001       | a: 000001b4  | b: 00000000   | imm: 00000004 | result: 000001b8
@line:3395  Cycle @325.00: [e]	0x00000001       |a.a:000001b4  |a.b:00000004   | res: 000001b8 |
@line:3633  Cycle @325.00: [e]	own x15          |
@line:3737  Cycle @325.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @325.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @326.00: [w]	writeback        | x14          | 0x000021fd
@line:128   Cycle @326.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @326.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @326.00: [e]	mem_bypass.reg: x14 | .data: 000021fd
@line:3268  Cycle @326.00: [e]	exe_bypass.reg: x15 | .data: 000001b8
@line:3383  Cycle @326.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @326.00: [e]	0x00000001       | a: 0006126c  | b: 000021fd   | imm: 00000000 | result: 00063469
@line:3395  Cycle @326.00: [e]	0x00000001       |a.a:0006126c  |a.b:000021fd   | res: 00063469 |
@line:3633  Cycle @326.00: [e]	own x10          |
@line:3737  Cycle @326.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @326.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @327.00: [w]	writeback        | x15          | 0x000001b8
@line:2631  Cycle @327.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @327.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:3268  Cycle @327.00: [e]	exe_bypass.reg: x10 | .data: 00063469
@line:3383  Cycle @327.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @327.00: [e]	0x00000001       | a: 000001b8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @327.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @327.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @327.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @327.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @328.00: [w]	writeback        | x10          | 0x00063469
@line:128   Cycle @328.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @328.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @328.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @328.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @329.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @329.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @329.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:3268  Cycle @329.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @329.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @329.00: [e]	0x00000001       | a: 000001b8  | b: 00000000   | imm: 00000000 | result: 000001b8
@line:3395  Cycle @329.00: [e]	0x00000001       |a.a:000001b8  |a.b:00000000   | res: 000001b8 |
@line:3574  Cycle @329.00: [e]	mem-read         | addr: 0x001b8| line: 0x00040 |
@line:3633  Cycle @329.00: [e]	own x14          |
@line:3737  Cycle @329.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @329.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @330.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @330.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @330.00: [m]	mem.rdata        | 0x2c17
@line:2403  Cycle @330.00: [m]	mem.bypass       | x14 = 0x2c17
@line:3266  Cycle @330.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:3268  Cycle @330.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @330.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @330.00: [e]	0x00000001       | a: 000001b8  | b: 00000000   | imm: 00000004 | result: 000001bc
@line:3395  Cycle @330.00: [e]	0x00000001       |a.a:000001b8  |a.b:00000004   | res: 000001bc |
@line:3633  Cycle @330.00: [e]	own x15          |
@line:3737  Cycle @330.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @330.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @331.00: [w]	writeback        | x14          | 0x00002c17
@line:128   Cycle @331.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @331.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @331.00: [e]	mem_bypass.reg: x14 | .data: 00002c17
@line:3268  Cycle @331.00: [e]	exe_bypass.reg: x15 | .data: 000001bc
@line:3383  Cycle @331.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @331.00: [e]	0x00000001       | a: 00063469  | b: 00002c17   | imm: 00000000 | result: 00066080
@line:3395  Cycle @331.00: [e]	0x00000001       |a.a:00063469  |a.b:00002c17   | res: 00066080 |
@line:3633  Cycle @331.00: [e]	own x10          |
@line:3737  Cycle @331.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @331.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @332.00: [w]	writeback        | x15          | 0x000001bc
@line:2631  Cycle @332.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @332.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:3268  Cycle @332.00: [e]	exe_bypass.reg: x10 | .data: 00066080
@line:3383  Cycle @332.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @332.00: [e]	0x00000001       | a: 000001bc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @332.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @332.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @332.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @332.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @333.00: [w]	writeback        | x10          | 0x00066080
@line:128   Cycle @333.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @333.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @333.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @333.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @334.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @334.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @334.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:3268  Cycle @334.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @334.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @334.00: [e]	0x00000001       | a: 000001bc  | b: 00000000   | imm: 00000000 | result: 000001bc
@line:3395  Cycle @334.00: [e]	0x00000001       |a.a:000001bc  |a.b:00000000   | res: 000001bc |
@line:3574  Cycle @334.00: [e]	mem-read         | addr: 0x001bc| line: 0x00041 |
@line:3633  Cycle @334.00: [e]	own x14          |
@line:3737  Cycle @334.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @334.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @335.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @335.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @335.00: [m]	mem.rdata        | 0x1afc
@line:2403  Cycle @335.00: [m]	mem.bypass       | x14 = 0x1afc
@line:3266  Cycle @335.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:3268  Cycle @335.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @335.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @335.00: [e]	0x00000001       | a: 000001bc  | b: 00000000   | imm: 00000004 | result: 000001c0
@line:3395  Cycle @335.00: [e]	0x00000001       |a.a:000001bc  |a.b:00000004   | res: 000001c0 |
@line:3633  Cycle @335.00: [e]	own x15          |
@line:3737  Cycle @335.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @335.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @336.00: [w]	writeback        | x14          | 0x00001afc
@line:128   Cycle @336.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @336.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @336.00: [e]	mem_bypass.reg: x14 | .data: 00001afc
@line:3268  Cycle @336.00: [e]	exe_bypass.reg: x15 | .data: 000001c0
@line:3383  Cycle @336.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @336.00: [e]	0x00000001       | a: 00066080  | b: 00001afc   | imm: 00000000 | result: 00067b7c
@line:3395  Cycle @336.00: [e]	0x00000001       |a.a:00066080  |a.b:00001afc   | res: 00067b7c |
@line:3633  Cycle @336.00: [e]	own x10          |
@line:3737  Cycle @336.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @336.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @337.00: [w]	writeback        | x15          | 0x000001c0
@line:2631  Cycle @337.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @337.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:3268  Cycle @337.00: [e]	exe_bypass.reg: x10 | .data: 00067b7c
@line:3383  Cycle @337.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @337.00: [e]	0x00000001       | a: 000001c0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @337.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @337.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @337.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @337.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @338.00: [w]	writeback        | x10          | 0x00067b7c
@line:128   Cycle @338.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @338.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @338.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @338.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @339.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @339.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @339.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:3268  Cycle @339.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @339.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @339.00: [e]	0x00000001       | a: 000001c0  | b: 00000000   | imm: 00000000 | result: 000001c0
@line:3395  Cycle @339.00: [e]	0x00000001       |a.a:000001c0  |a.b:00000000   | res: 000001c0 |
@line:3574  Cycle @339.00: [e]	mem-read         | addr: 0x001c0| line: 0x00042 |
@line:3633  Cycle @339.00: [e]	own x14          |
@line:3737  Cycle @339.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @339.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @340.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @340.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @340.00: [m]	mem.rdata        | 0xf26
@line:2403  Cycle @340.00: [m]	mem.bypass       | x14 = 0xf26
@line:3266  Cycle @340.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:3268  Cycle @340.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @340.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @340.00: [e]	0x00000001       | a: 000001c0  | b: 00000000   | imm: 00000004 | result: 000001c4
@line:3395  Cycle @340.00: [e]	0x00000001       |a.a:000001c0  |a.b:00000004   | res: 000001c4 |
@line:3633  Cycle @340.00: [e]	own x15          |
@line:3737  Cycle @340.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @340.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @341.00: [w]	writeback        | x14          | 0x00000f26
@line:128   Cycle @341.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @341.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @341.00: [e]	mem_bypass.reg: x14 | .data: 00000f26
@line:3268  Cycle @341.00: [e]	exe_bypass.reg: x15 | .data: 000001c4
@line:3383  Cycle @341.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @341.00: [e]	0x00000001       | a: 00067b7c  | b: 00000f26   | imm: 00000000 | result: 00068aa2
@line:3395  Cycle @341.00: [e]	0x00000001       |a.a:00067b7c  |a.b:00000f26   | res: 00068aa2 |
@line:3633  Cycle @341.00: [e]	own x10          |
@line:3737  Cycle @341.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @341.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @342.00: [w]	writeback        | x15          | 0x000001c4
@line:2631  Cycle @342.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @342.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:3268  Cycle @342.00: [e]	exe_bypass.reg: x10 | .data: 00068aa2
@line:3383  Cycle @342.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @342.00: [e]	0x00000001       | a: 000001c4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @342.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @342.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @342.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @342.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @343.00: [w]	writeback        | x10          | 0x00068aa2
@line:128   Cycle @343.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @343.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @343.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @343.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @344.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @344.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @344.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:3268  Cycle @344.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @344.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @344.00: [e]	0x00000001       | a: 000001c4  | b: 00000000   | imm: 00000000 | result: 000001c4
@line:3395  Cycle @344.00: [e]	0x00000001       |a.a:000001c4  |a.b:00000000   | res: 000001c4 |
@line:3574  Cycle @344.00: [e]	mem-read         | addr: 0x001c4| line: 0x00043 |
@line:3633  Cycle @344.00: [e]	own x14          |
@line:3737  Cycle @344.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @344.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @345.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @345.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @345.00: [m]	mem.rdata        | 0x1492
@line:2403  Cycle @345.00: [m]	mem.bypass       | x14 = 0x1492
@line:3266  Cycle @345.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:3268  Cycle @345.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @345.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @345.00: [e]	0x00000001       | a: 000001c4  | b: 00000000   | imm: 00000004 | result: 000001c8
@line:3395  Cycle @345.00: [e]	0x00000001       |a.a:000001c4  |a.b:00000004   | res: 000001c8 |
@line:3633  Cycle @345.00: [e]	own x15          |
@line:3737  Cycle @345.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @345.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @346.00: [w]	writeback        | x14          | 0x00001492
@line:128   Cycle @346.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @346.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @346.00: [e]	mem_bypass.reg: x14 | .data: 00001492
@line:3268  Cycle @346.00: [e]	exe_bypass.reg: x15 | .data: 000001c8
@line:3383  Cycle @346.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @346.00: [e]	0x00000001       | a: 00068aa2  | b: 00001492   | imm: 00000000 | result: 00069f34
@line:3395  Cycle @346.00: [e]	0x00000001       |a.a:00068aa2  |a.b:00001492   | res: 00069f34 |
@line:3633  Cycle @346.00: [e]	own x10          |
@line:3737  Cycle @346.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @346.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @347.00: [w]	writeback        | x15          | 0x000001c8
@line:2631  Cycle @347.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @347.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @347.00: [e]	exe_bypass.reg: x10 | .data: 00069f34
@line:3383  Cycle @347.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @347.00: [e]	0x00000001       | a: 000001c8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @347.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @347.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @347.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @347.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @348.00: [w]	writeback        | x10          | 0x00069f34
@line:128   Cycle @348.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @348.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @348.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @348.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @349.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @349.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @349.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @349.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @349.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @349.00: [e]	0x00000001       | a: 000001c8  | b: 00000000   | imm: 00000000 | result: 000001c8
@line:3395  Cycle @349.00: [e]	0x00000001       |a.a:000001c8  |a.b:00000000   | res: 000001c8 |
@line:3574  Cycle @349.00: [e]	mem-read         | addr: 0x001c8| line: 0x00044 |
@line:3633  Cycle @349.00: [e]	own x14          |
@line:3737  Cycle @349.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @349.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @350.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @350.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @350.00: [m]	mem.rdata        | 0x1b47
@line:2403  Cycle @350.00: [m]	mem.bypass       | x14 = 0x1b47
@line:3266  Cycle @350.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:3268  Cycle @350.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @350.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @350.00: [e]	0x00000001       | a: 000001c8  | b: 00000000   | imm: 00000004 | result: 000001cc
@line:3395  Cycle @350.00: [e]	0x00000001       |a.a:000001c8  |a.b:00000004   | res: 000001cc |
@line:3633  Cycle @350.00: [e]	own x15          |
@line:3737  Cycle @350.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @350.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @351.00: [w]	writeback        | x14          | 0x00001b47
@line:128   Cycle @351.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @351.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @351.00: [e]	mem_bypass.reg: x14 | .data: 00001b47
@line:3268  Cycle @351.00: [e]	exe_bypass.reg: x15 | .data: 000001cc
@line:3383  Cycle @351.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @351.00: [e]	0x00000001       | a: 00069f34  | b: 00001b47   | imm: 00000000 | result: 0006ba7b
@line:3395  Cycle @351.00: [e]	0x00000001       |a.a:00069f34  |a.b:00001b47   | res: 0006ba7b |
@line:3633  Cycle @351.00: [e]	own x10          |
@line:3737  Cycle @351.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @351.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @352.00: [w]	writeback        | x15          | 0x000001cc
@line:2631  Cycle @352.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @352.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:3268  Cycle @352.00: [e]	exe_bypass.reg: x10 | .data: 0006ba7b
@line:3383  Cycle @352.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @352.00: [e]	0x00000001       | a: 000001cc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @352.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @352.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @352.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @352.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @353.00: [w]	writeback        | x10          | 0x0006ba7b
@line:128   Cycle @353.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @353.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @353.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @353.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @354.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @354.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @354.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:3268  Cycle @354.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @354.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @354.00: [e]	0x00000001       | a: 000001cc  | b: 00000000   | imm: 00000000 | result: 000001cc
@line:3395  Cycle @354.00: [e]	0x00000001       |a.a:000001cc  |a.b:00000000   | res: 000001cc |
@line:3574  Cycle @354.00: [e]	mem-read         | addr: 0x001cc| line: 0x00045 |
@line:3633  Cycle @354.00: [e]	own x14          |
@line:3737  Cycle @354.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @354.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @355.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @355.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @355.00: [m]	mem.rdata        | 0x4b3
@line:2403  Cycle @355.00: [m]	mem.bypass       | x14 = 0x4b3
@line:3266  Cycle @355.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:3268  Cycle @355.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @355.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @355.00: [e]	0x00000001       | a: 000001cc  | b: 00000000   | imm: 00000004 | result: 000001d0
@line:3395  Cycle @355.00: [e]	0x00000001       |a.a:000001cc  |a.b:00000004   | res: 000001d0 |
@line:3633  Cycle @355.00: [e]	own x15          |
@line:3737  Cycle @355.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @355.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @356.00: [w]	writeback        | x14          | 0x000004b3
@line:128   Cycle @356.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @356.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @356.00: [e]	mem_bypass.reg: x14 | .data: 000004b3
@line:3268  Cycle @356.00: [e]	exe_bypass.reg: x15 | .data: 000001d0
@line:3383  Cycle @356.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @356.00: [e]	0x00000001       | a: 0006ba7b  | b: 000004b3   | imm: 00000000 | result: 0006bf2e
@line:3395  Cycle @356.00: [e]	0x00000001       |a.a:0006ba7b  |a.b:000004b3   | res: 0006bf2e |
@line:3633  Cycle @356.00: [e]	own x10          |
@line:3737  Cycle @356.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @356.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @357.00: [w]	writeback        | x15          | 0x000001d0
@line:2631  Cycle @357.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @357.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:3268  Cycle @357.00: [e]	exe_bypass.reg: x10 | .data: 0006bf2e
@line:3383  Cycle @357.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @357.00: [e]	0x00000001       | a: 000001d0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @357.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @357.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @357.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @357.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @358.00: [w]	writeback        | x10          | 0x0006bf2e
@line:128   Cycle @358.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @358.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @358.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @358.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @359.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @359.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @359.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:3268  Cycle @359.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @359.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @359.00: [e]	0x00000001       | a: 000001d0  | b: 00000000   | imm: 00000000 | result: 000001d0
@line:3395  Cycle @359.00: [e]	0x00000001       |a.a:000001d0  |a.b:00000000   | res: 000001d0 |
@line:3574  Cycle @359.00: [e]	mem-read         | addr: 0x001d0| line: 0x00046 |
@line:3633  Cycle @359.00: [e]	own x14          |
@line:3737  Cycle @359.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @359.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @360.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @360.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @360.00: [m]	mem.rdata        | 0x24fc
@line:2403  Cycle @360.00: [m]	mem.bypass       | x14 = 0x24fc
@line:3266  Cycle @360.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:3268  Cycle @360.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @360.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @360.00: [e]	0x00000001       | a: 000001d0  | b: 00000000   | imm: 00000004 | result: 000001d4
@line:3395  Cycle @360.00: [e]	0x00000001       |a.a:000001d0  |a.b:00000004   | res: 000001d4 |
@line:3633  Cycle @360.00: [e]	own x15          |
@line:3737  Cycle @360.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @360.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @361.00: [w]	writeback        | x14          | 0x000024fc
@line:128   Cycle @361.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @361.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @361.00: [e]	mem_bypass.reg: x14 | .data: 000024fc
@line:3268  Cycle @361.00: [e]	exe_bypass.reg: x15 | .data: 000001d4
@line:3383  Cycle @361.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @361.00: [e]	0x00000001       | a: 0006bf2e  | b: 000024fc   | imm: 00000000 | result: 0006e42a
@line:3395  Cycle @361.00: [e]	0x00000001       |a.a:0006bf2e  |a.b:000024fc   | res: 0006e42a |
@line:3633  Cycle @361.00: [e]	own x10          |
@line:3737  Cycle @361.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @361.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @362.00: [w]	writeback        | x15          | 0x000001d4
@line:2631  Cycle @362.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @362.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:3268  Cycle @362.00: [e]	exe_bypass.reg: x10 | .data: 0006e42a
@line:3383  Cycle @362.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @362.00: [e]	0x00000001       | a: 000001d4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @362.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @362.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @362.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @362.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @363.00: [w]	writeback        | x10          | 0x0006e42a
@line:128   Cycle @363.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @363.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @363.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @363.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @364.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @364.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @364.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:3268  Cycle @364.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @364.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @364.00: [e]	0x00000001       | a: 000001d4  | b: 00000000   | imm: 00000000 | result: 000001d4
@line:3395  Cycle @364.00: [e]	0x00000001       |a.a:000001d4  |a.b:00000000   | res: 000001d4 |
@line:3574  Cycle @364.00: [e]	mem-read         | addr: 0x001d4| line: 0x00047 |
@line:3633  Cycle @364.00: [e]	own x14          |
@line:3737  Cycle @364.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @364.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @365.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @365.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @365.00: [m]	mem.rdata        | 0x1031
@line:2403  Cycle @365.00: [m]	mem.bypass       | x14 = 0x1031
@line:3266  Cycle @365.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:3268  Cycle @365.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @365.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @365.00: [e]	0x00000001       | a: 000001d4  | b: 00000000   | imm: 00000004 | result: 000001d8
@line:3395  Cycle @365.00: [e]	0x00000001       |a.a:000001d4  |a.b:00000004   | res: 000001d8 |
@line:3633  Cycle @365.00: [e]	own x15          |
@line:3737  Cycle @365.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @365.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @366.00: [w]	writeback        | x14          | 0x00001031
@line:128   Cycle @366.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @366.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @366.00: [e]	mem_bypass.reg: x14 | .data: 00001031
@line:3268  Cycle @366.00: [e]	exe_bypass.reg: x15 | .data: 000001d8
@line:3383  Cycle @366.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @366.00: [e]	0x00000001       | a: 0006e42a  | b: 00001031   | imm: 00000000 | result: 0006f45b
@line:3395  Cycle @366.00: [e]	0x00000001       |a.a:0006e42a  |a.b:00001031   | res: 0006f45b |
@line:3633  Cycle @366.00: [e]	own x10          |
@line:3737  Cycle @366.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @366.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @367.00: [w]	writeback        | x15          | 0x000001d8
@line:2631  Cycle @367.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @367.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:3268  Cycle @367.00: [e]	exe_bypass.reg: x10 | .data: 0006f45b
@line:3383  Cycle @367.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @367.00: [e]	0x00000001       | a: 000001d8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @367.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @367.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @367.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @367.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @368.00: [w]	writeback        | x10          | 0x0006f45b
@line:128   Cycle @368.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @368.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @368.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @368.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @369.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @369.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @369.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:3268  Cycle @369.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @369.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @369.00: [e]	0x00000001       | a: 000001d8  | b: 00000000   | imm: 00000000 | result: 000001d8
@line:3395  Cycle @369.00: [e]	0x00000001       |a.a:000001d8  |a.b:00000000   | res: 000001d8 |
@line:3574  Cycle @369.00: [e]	mem-read         | addr: 0x001d8| line: 0x00048 |
@line:3633  Cycle @369.00: [e]	own x14          |
@line:3737  Cycle @369.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @369.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @370.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @370.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @370.00: [m]	mem.rdata        | 0x6be
@line:2403  Cycle @370.00: [m]	mem.bypass       | x14 = 0x6be
@line:3266  Cycle @370.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:3268  Cycle @370.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @370.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @370.00: [e]	0x00000001       | a: 000001d8  | b: 00000000   | imm: 00000004 | result: 000001dc
@line:3395  Cycle @370.00: [e]	0x00000001       |a.a:000001d8  |a.b:00000004   | res: 000001dc |
@line:3633  Cycle @370.00: [e]	own x15          |
@line:3737  Cycle @370.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @370.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @371.00: [w]	writeback        | x14          | 0x000006be
@line:128   Cycle @371.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @371.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @371.00: [e]	mem_bypass.reg: x14 | .data: 000006be
@line:3268  Cycle @371.00: [e]	exe_bypass.reg: x15 | .data: 000001dc
@line:3383  Cycle @371.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @371.00: [e]	0x00000001       | a: 0006f45b  | b: 000006be   | imm: 00000000 | result: 0006fb19
@line:3395  Cycle @371.00: [e]	0x00000001       |a.a:0006f45b  |a.b:000006be   | res: 0006fb19 |
@line:3633  Cycle @371.00: [e]	own x10          |
@line:3737  Cycle @371.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @371.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @372.00: [w]	writeback        | x15          | 0x000001dc
@line:2631  Cycle @372.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @372.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:3268  Cycle @372.00: [e]	exe_bypass.reg: x10 | .data: 0006fb19
@line:3383  Cycle @372.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @372.00: [e]	0x00000001       | a: 000001dc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @372.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @372.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @372.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @372.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @373.00: [w]	writeback        | x10          | 0x0006fb19
@line:128   Cycle @373.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @373.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @373.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @373.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @374.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @374.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @374.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:3268  Cycle @374.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @374.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @374.00: [e]	0x00000001       | a: 000001dc  | b: 00000000   | imm: 00000000 | result: 000001dc
@line:3395  Cycle @374.00: [e]	0x00000001       |a.a:000001dc  |a.b:00000000   | res: 000001dc |
@line:3574  Cycle @374.00: [e]	mem-read         | addr: 0x001dc| line: 0x00049 |
@line:3633  Cycle @374.00: [e]	own x14          |
@line:3737  Cycle @374.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @374.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @375.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @375.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @375.00: [m]	mem.rdata        | 0x2654
@line:2403  Cycle @375.00: [m]	mem.bypass       | x14 = 0x2654
@line:3266  Cycle @375.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:3268  Cycle @375.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @375.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @375.00: [e]	0x00000001       | a: 000001dc  | b: 00000000   | imm: 00000004 | result: 000001e0
@line:3395  Cycle @375.00: [e]	0x00000001       |a.a:000001dc  |a.b:00000004   | res: 000001e0 |
@line:3633  Cycle @375.00: [e]	own x15          |
@line:3737  Cycle @375.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @375.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @376.00: [w]	writeback        | x14          | 0x00002654
@line:128   Cycle @376.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @376.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @376.00: [e]	mem_bypass.reg: x14 | .data: 00002654
@line:3268  Cycle @376.00: [e]	exe_bypass.reg: x15 | .data: 000001e0
@line:3383  Cycle @376.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @376.00: [e]	0x00000001       | a: 0006fb19  | b: 00002654   | imm: 00000000 | result: 0007216d
@line:3395  Cycle @376.00: [e]	0x00000001       |a.a:0006fb19  |a.b:00002654   | res: 0007216d |
@line:3633  Cycle @376.00: [e]	own x10          |
@line:3737  Cycle @376.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @376.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @377.00: [w]	writeback        | x15          | 0x000001e0
@line:2631  Cycle @377.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @377.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:3268  Cycle @377.00: [e]	exe_bypass.reg: x10 | .data: 0007216d
@line:3383  Cycle @377.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @377.00: [e]	0x00000001       | a: 000001e0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @377.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @377.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @377.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @377.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @378.00: [w]	writeback        | x10          | 0x0007216d
@line:128   Cycle @378.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @378.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @378.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @378.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @379.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @379.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @379.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:3268  Cycle @379.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @379.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @379.00: [e]	0x00000001       | a: 000001e0  | b: 00000000   | imm: 00000000 | result: 000001e0
@line:3395  Cycle @379.00: [e]	0x00000001       |a.a:000001e0  |a.b:00000000   | res: 000001e0 |
@line:3574  Cycle @379.00: [e]	mem-read         | addr: 0x001e0| line: 0x0004a |
@line:3633  Cycle @379.00: [e]	own x14          |
@line:3737  Cycle @379.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @379.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @380.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @380.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @380.00: [m]	mem.rdata        | 0xd26
@line:2403  Cycle @380.00: [m]	mem.bypass       | x14 = 0xd26
@line:3266  Cycle @380.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:3268  Cycle @380.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @380.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @380.00: [e]	0x00000001       | a: 000001e0  | b: 00000000   | imm: 00000004 | result: 000001e4
@line:3395  Cycle @380.00: [e]	0x00000001       |a.a:000001e0  |a.b:00000004   | res: 000001e4 |
@line:3633  Cycle @380.00: [e]	own x15          |
@line:3737  Cycle @380.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @380.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @381.00: [w]	writeback        | x14          | 0x00000d26
@line:128   Cycle @381.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @381.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @381.00: [e]	mem_bypass.reg: x14 | .data: 00000d26
@line:3268  Cycle @381.00: [e]	exe_bypass.reg: x15 | .data: 000001e4
@line:3383  Cycle @381.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @381.00: [e]	0x00000001       | a: 0007216d  | b: 00000d26   | imm: 00000000 | result: 00072e93
@line:3395  Cycle @381.00: [e]	0x00000001       |a.a:0007216d  |a.b:00000d26   | res: 00072e93 |
@line:3633  Cycle @381.00: [e]	own x10          |
@line:3737  Cycle @381.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @381.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @382.00: [w]	writeback        | x15          | 0x000001e4
@line:2631  Cycle @382.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @382.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:3268  Cycle @382.00: [e]	exe_bypass.reg: x10 | .data: 00072e93
@line:3383  Cycle @382.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @382.00: [e]	0x00000001       | a: 000001e4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @382.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @382.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @382.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @382.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @383.00: [w]	writeback        | x10          | 0x00072e93
@line:128   Cycle @383.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @383.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @383.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @383.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @384.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @384.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @384.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:3268  Cycle @384.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @384.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @384.00: [e]	0x00000001       | a: 000001e4  | b: 00000000   | imm: 00000000 | result: 000001e4
@line:3395  Cycle @384.00: [e]	0x00000001       |a.a:000001e4  |a.b:00000000   | res: 000001e4 |
@line:3574  Cycle @384.00: [e]	mem-read         | addr: 0x001e4| line: 0x0004b |
@line:3633  Cycle @384.00: [e]	own x14          |
@line:3737  Cycle @384.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @384.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @385.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @385.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @385.00: [m]	mem.rdata        | 0x980
@line:2403  Cycle @385.00: [m]	mem.bypass       | x14 = 0x980
@line:3266  Cycle @385.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:3268  Cycle @385.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @385.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @385.00: [e]	0x00000001       | a: 000001e4  | b: 00000000   | imm: 00000004 | result: 000001e8
@line:3395  Cycle @385.00: [e]	0x00000001       |a.a:000001e4  |a.b:00000004   | res: 000001e8 |
@line:3633  Cycle @385.00: [e]	own x15          |
@line:3737  Cycle @385.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @385.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @386.00: [w]	writeback        | x14          | 0x00000980
@line:128   Cycle @386.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @386.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @386.00: [e]	mem_bypass.reg: x14 | .data: 00000980
@line:3268  Cycle @386.00: [e]	exe_bypass.reg: x15 | .data: 000001e8
@line:3383  Cycle @386.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @386.00: [e]	0x00000001       | a: 00072e93  | b: 00000980   | imm: 00000000 | result: 00073813
@line:3395  Cycle @386.00: [e]	0x00000001       |a.a:00072e93  |a.b:00000980   | res: 00073813 |
@line:3633  Cycle @386.00: [e]	own x10          |
@line:3737  Cycle @386.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @386.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @387.00: [w]	writeback        | x15          | 0x000001e8
@line:2631  Cycle @387.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @387.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:3268  Cycle @387.00: [e]	exe_bypass.reg: x10 | .data: 00073813
@line:3383  Cycle @387.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @387.00: [e]	0x00000001       | a: 000001e8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @387.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @387.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @387.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @387.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @388.00: [w]	writeback        | x10          | 0x00073813
@line:128   Cycle @388.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @388.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @388.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @388.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @389.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @389.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @389.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:3268  Cycle @389.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @389.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @389.00: [e]	0x00000001       | a: 000001e8  | b: 00000000   | imm: 00000000 | result: 000001e8
@line:3395  Cycle @389.00: [e]	0x00000001       |a.a:000001e8  |a.b:00000000   | res: 000001e8 |
@line:3574  Cycle @389.00: [e]	mem-read         | addr: 0x001e8| line: 0x0004c |
@line:3633  Cycle @389.00: [e]	own x14          |
@line:3737  Cycle @389.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @389.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @390.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @390.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @390.00: [m]	mem.rdata        | 0x150
@line:2403  Cycle @390.00: [m]	mem.bypass       | x14 = 0x150
@line:3266  Cycle @390.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:3268  Cycle @390.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @390.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @390.00: [e]	0x00000001       | a: 000001e8  | b: 00000000   | imm: 00000004 | result: 000001ec
@line:3395  Cycle @390.00: [e]	0x00000001       |a.a:000001e8  |a.b:00000004   | res: 000001ec |
@line:3633  Cycle @390.00: [e]	own x15          |
@line:3737  Cycle @390.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @390.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @391.00: [w]	writeback        | x14          | 0x00000150
@line:128   Cycle @391.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @391.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @391.00: [e]	mem_bypass.reg: x14 | .data: 00000150
@line:3268  Cycle @391.00: [e]	exe_bypass.reg: x15 | .data: 000001ec
@line:3383  Cycle @391.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @391.00: [e]	0x00000001       | a: 00073813  | b: 00000150   | imm: 00000000 | result: 00073963
@line:3395  Cycle @391.00: [e]	0x00000001       |a.a:00073813  |a.b:00000150   | res: 00073963 |
@line:3633  Cycle @391.00: [e]	own x10          |
@line:3737  Cycle @391.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @391.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @392.00: [w]	writeback        | x15          | 0x000001ec
@line:2631  Cycle @392.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @392.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:3268  Cycle @392.00: [e]	exe_bypass.reg: x10 | .data: 00073963
@line:3383  Cycle @392.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @392.00: [e]	0x00000001       | a: 000001ec  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @392.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @392.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @392.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @392.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @393.00: [w]	writeback        | x10          | 0x00073963
@line:128   Cycle @393.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @393.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @393.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @393.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @394.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @394.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @394.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:3268  Cycle @394.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @394.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @394.00: [e]	0x00000001       | a: 000001ec  | b: 00000000   | imm: 00000000 | result: 000001ec
@line:3395  Cycle @394.00: [e]	0x00000001       |a.a:000001ec  |a.b:00000000   | res: 000001ec |
@line:3574  Cycle @394.00: [e]	mem-read         | addr: 0x001ec| line: 0x0004d |
@line:3633  Cycle @394.00: [e]	own x14          |
@line:3737  Cycle @394.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @394.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @395.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @395.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @395.00: [m]	mem.rdata        | 0x281
@line:2403  Cycle @395.00: [m]	mem.bypass       | x14 = 0x281
@line:3266  Cycle @395.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:3268  Cycle @395.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @395.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @395.00: [e]	0x00000001       | a: 000001ec  | b: 00000000   | imm: 00000004 | result: 000001f0
@line:3395  Cycle @395.00: [e]	0x00000001       |a.a:000001ec  |a.b:00000004   | res: 000001f0 |
@line:3633  Cycle @395.00: [e]	own x15          |
@line:3737  Cycle @395.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @395.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @396.00: [w]	writeback        | x14          | 0x00000281
@line:128   Cycle @396.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @396.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @396.00: [e]	mem_bypass.reg: x14 | .data: 00000281
@line:3268  Cycle @396.00: [e]	exe_bypass.reg: x15 | .data: 000001f0
@line:3383  Cycle @396.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @396.00: [e]	0x00000001       | a: 00073963  | b: 00000281   | imm: 00000000 | result: 00073be4
@line:3395  Cycle @396.00: [e]	0x00000001       |a.a:00073963  |a.b:00000281   | res: 00073be4 |
@line:3633  Cycle @396.00: [e]	own x10          |
@line:3737  Cycle @396.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @396.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @397.00: [w]	writeback        | x15          | 0x000001f0
@line:2631  Cycle @397.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @397.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:3268  Cycle @397.00: [e]	exe_bypass.reg: x10 | .data: 00073be4
@line:3383  Cycle @397.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @397.00: [e]	0x00000001       | a: 000001f0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @397.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @397.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @397.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @397.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @398.00: [w]	writeback        | x10          | 0x00073be4
@line:128   Cycle @398.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @398.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @398.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @398.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @399.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @399.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @399.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:3268  Cycle @399.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @399.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @399.00: [e]	0x00000001       | a: 000001f0  | b: 00000000   | imm: 00000000 | result: 000001f0
@line:3395  Cycle @399.00: [e]	0x00000001       |a.a:000001f0  |a.b:00000000   | res: 000001f0 |
@line:3574  Cycle @399.00: [e]	mem-read         | addr: 0x001f0| line: 0x0004e |
@line:3633  Cycle @399.00: [e]	own x14          |
@line:3737  Cycle @399.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @399.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @400.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @400.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @400.00: [m]	mem.rdata        | 0x674
@line:2403  Cycle @400.00: [m]	mem.bypass       | x14 = 0x674
@line:3266  Cycle @400.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:3268  Cycle @400.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @400.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @400.00: [e]	0x00000001       | a: 000001f0  | b: 00000000   | imm: 00000004 | result: 000001f4
@line:3395  Cycle @400.00: [e]	0x00000001       |a.a:000001f0  |a.b:00000004   | res: 000001f4 |
@line:3633  Cycle @400.00: [e]	own x15          |
@line:3737  Cycle @400.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @400.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @401.00: [w]	writeback        | x14          | 0x00000674
@line:128   Cycle @401.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @401.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @401.00: [e]	mem_bypass.reg: x14 | .data: 00000674
@line:3268  Cycle @401.00: [e]	exe_bypass.reg: x15 | .data: 000001f4
@line:3383  Cycle @401.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @401.00: [e]	0x00000001       | a: 00073be4  | b: 00000674   | imm: 00000000 | result: 00074258
@line:3395  Cycle @401.00: [e]	0x00000001       |a.a:00073be4  |a.b:00000674   | res: 00074258 |
@line:3633  Cycle @401.00: [e]	own x10          |
@line:3737  Cycle @401.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @401.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @402.00: [w]	writeback        | x15          | 0x000001f4
@line:2631  Cycle @402.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @402.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:3268  Cycle @402.00: [e]	exe_bypass.reg: x10 | .data: 00074258
@line:3383  Cycle @402.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @402.00: [e]	0x00000001       | a: 000001f4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @402.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @402.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @402.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @402.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @403.00: [w]	writeback        | x10          | 0x00074258
@line:128   Cycle @403.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @403.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @403.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @403.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @404.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @404.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @404.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:3268  Cycle @404.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @404.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @404.00: [e]	0x00000001       | a: 000001f4  | b: 00000000   | imm: 00000000 | result: 000001f4
@line:3395  Cycle @404.00: [e]	0x00000001       |a.a:000001f4  |a.b:00000000   | res: 000001f4 |
@line:3574  Cycle @404.00: [e]	mem-read         | addr: 0x001f4| line: 0x0004f |
@line:3633  Cycle @404.00: [e]	own x14          |
@line:3737  Cycle @404.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @404.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @405.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @405.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @405.00: [m]	mem.rdata        | 0x60d
@line:2403  Cycle @405.00: [m]	mem.bypass       | x14 = 0x60d
@line:3266  Cycle @405.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:3268  Cycle @405.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @405.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @405.00: [e]	0x00000001       | a: 000001f4  | b: 00000000   | imm: 00000004 | result: 000001f8
@line:3395  Cycle @405.00: [e]	0x00000001       |a.a:000001f4  |a.b:00000004   | res: 000001f8 |
@line:3633  Cycle @405.00: [e]	own x15          |
@line:3737  Cycle @405.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @405.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @406.00: [w]	writeback        | x14          | 0x0000060d
@line:128   Cycle @406.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @406.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @406.00: [e]	mem_bypass.reg: x14 | .data: 0000060d
@line:3268  Cycle @406.00: [e]	exe_bypass.reg: x15 | .data: 000001f8
@line:3383  Cycle @406.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @406.00: [e]	0x00000001       | a: 00074258  | b: 0000060d   | imm: 00000000 | result: 00074865
@line:3395  Cycle @406.00: [e]	0x00000001       |a.a:00074258  |a.b:0000060d   | res: 00074865 |
@line:3633  Cycle @406.00: [e]	own x10          |
@line:3737  Cycle @406.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @406.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @407.00: [w]	writeback        | x15          | 0x000001f8
@line:2631  Cycle @407.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @407.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:3268  Cycle @407.00: [e]	exe_bypass.reg: x10 | .data: 00074865
@line:3383  Cycle @407.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @407.00: [e]	0x00000001       | a: 000001f8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @407.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @407.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @407.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @407.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @408.00: [w]	writeback        | x10          | 0x00074865
@line:128   Cycle @408.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @408.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @408.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @408.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @409.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @409.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @409.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:3268  Cycle @409.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @409.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @409.00: [e]	0x00000001       | a: 000001f8  | b: 00000000   | imm: 00000000 | result: 000001f8
@line:3395  Cycle @409.00: [e]	0x00000001       |a.a:000001f8  |a.b:00000000   | res: 000001f8 |
@line:3574  Cycle @409.00: [e]	mem-read         | addr: 0x001f8| line: 0x00050 |
@line:3633  Cycle @409.00: [e]	own x14          |
@line:3737  Cycle @409.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @409.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @410.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @410.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @410.00: [m]	mem.rdata        | 0x2a42
@line:2403  Cycle @410.00: [m]	mem.bypass       | x14 = 0x2a42
@line:3266  Cycle @410.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:3268  Cycle @410.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @410.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @410.00: [e]	0x00000001       | a: 000001f8  | b: 00000000   | imm: 00000004 | result: 000001fc
@line:3395  Cycle @410.00: [e]	0x00000001       |a.a:000001f8  |a.b:00000004   | res: 000001fc |
@line:3633  Cycle @410.00: [e]	own x15          |
@line:3737  Cycle @410.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @410.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @411.00: [w]	writeback        | x14          | 0x00002a42
@line:128   Cycle @411.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @411.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @411.00: [e]	mem_bypass.reg: x14 | .data: 00002a42
@line:3268  Cycle @411.00: [e]	exe_bypass.reg: x15 | .data: 000001fc
@line:3383  Cycle @411.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @411.00: [e]	0x00000001       | a: 00074865  | b: 00002a42   | imm: 00000000 | result: 000772a7
@line:3395  Cycle @411.00: [e]	0x00000001       |a.a:00074865  |a.b:00002a42   | res: 000772a7 |
@line:3633  Cycle @411.00: [e]	own x10          |
@line:3737  Cycle @411.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @411.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @412.00: [w]	writeback        | x15          | 0x000001fc
@line:2631  Cycle @412.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @412.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:3268  Cycle @412.00: [e]	exe_bypass.reg: x10 | .data: 000772a7
@line:3383  Cycle @412.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @412.00: [e]	0x00000001       | a: 000001fc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @412.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @412.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @412.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @412.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @413.00: [w]	writeback        | x10          | 0x000772a7
@line:128   Cycle @413.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @413.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @413.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @413.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @414.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @414.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @414.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:3268  Cycle @414.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @414.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @414.00: [e]	0x00000001       | a: 000001fc  | b: 00000000   | imm: 00000000 | result: 000001fc
@line:3395  Cycle @414.00: [e]	0x00000001       |a.a:000001fc  |a.b:00000000   | res: 000001fc |
@line:3574  Cycle @414.00: [e]	mem-read         | addr: 0x001fc| line: 0x00051 |
@line:3633  Cycle @414.00: [e]	own x14          |
@line:3737  Cycle @414.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @414.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @415.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @415.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @415.00: [m]	mem.rdata        | 0x2700
@line:2403  Cycle @415.00: [m]	mem.bypass       | x14 = 0x2700
@line:3266  Cycle @415.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:3268  Cycle @415.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @415.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @415.00: [e]	0x00000001       | a: 000001fc  | b: 00000000   | imm: 00000004 | result: 00000200
@line:3395  Cycle @415.00: [e]	0x00000001       |a.a:000001fc  |a.b:00000004   | res: 00000200 |
@line:3633  Cycle @415.00: [e]	own x15          |
@line:3737  Cycle @415.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @415.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @416.00: [w]	writeback        | x14          | 0x00002700
@line:128   Cycle @416.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @416.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @416.00: [e]	mem_bypass.reg: x14 | .data: 00002700
@line:3268  Cycle @416.00: [e]	exe_bypass.reg: x15 | .data: 00000200
@line:3383  Cycle @416.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @416.00: [e]	0x00000001       | a: 000772a7  | b: 00002700   | imm: 00000000 | result: 000799a7
@line:3395  Cycle @416.00: [e]	0x00000001       |a.a:000772a7  |a.b:00002700   | res: 000799a7 |
@line:3633  Cycle @416.00: [e]	own x10          |
@line:3737  Cycle @416.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @416.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @417.00: [w]	writeback        | x15          | 0x00000200
@line:2631  Cycle @417.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @417.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:3268  Cycle @417.00: [e]	exe_bypass.reg: x10 | .data: 000799a7
@line:3383  Cycle @417.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @417.00: [e]	0x00000001       | a: 00000200  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @417.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @417.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @417.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @417.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @418.00: [w]	writeback        | x10          | 0x000799a7
@line:128   Cycle @418.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @418.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @418.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @418.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @419.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @419.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @419.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:3268  Cycle @419.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @419.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @419.00: [e]	0x00000001       | a: 00000200  | b: 00000000   | imm: 00000000 | result: 00000200
@line:3395  Cycle @419.00: [e]	0x00000001       |a.a:00000200  |a.b:00000000   | res: 00000200 |
@line:3574  Cycle @419.00: [e]	mem-read         | addr: 0x00200| line: 0x00052 |
@line:3633  Cycle @419.00: [e]	own x14          |
@line:3737  Cycle @419.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @419.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @420.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @420.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @420.00: [m]	mem.rdata        | 0x101b
@line:2403  Cycle @420.00: [m]	mem.bypass       | x14 = 0x101b
@line:3266  Cycle @420.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:3268  Cycle @420.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @420.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @420.00: [e]	0x00000001       | a: 00000200  | b: 00000000   | imm: 00000004 | result: 00000204
@line:3395  Cycle @420.00: [e]	0x00000001       |a.a:00000200  |a.b:00000004   | res: 00000204 |
@line:3633  Cycle @420.00: [e]	own x15          |
@line:3737  Cycle @420.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @420.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @421.00: [w]	writeback        | x14          | 0x0000101b
@line:128   Cycle @421.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @421.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @421.00: [e]	mem_bypass.reg: x14 | .data: 0000101b
@line:3268  Cycle @421.00: [e]	exe_bypass.reg: x15 | .data: 00000204
@line:3383  Cycle @421.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @421.00: [e]	0x00000001       | a: 000799a7  | b: 0000101b   | imm: 00000000 | result: 0007a9c2
@line:3395  Cycle @421.00: [e]	0x00000001       |a.a:000799a7  |a.b:0000101b   | res: 0007a9c2 |
@line:3633  Cycle @421.00: [e]	own x10          |
@line:3737  Cycle @421.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @421.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @422.00: [w]	writeback        | x15          | 0x00000204
@line:2631  Cycle @422.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @422.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:3268  Cycle @422.00: [e]	exe_bypass.reg: x10 | .data: 0007a9c2
@line:3383  Cycle @422.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @422.00: [e]	0x00000001       | a: 00000204  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @422.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @422.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @422.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @422.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @423.00: [w]	writeback        | x10          | 0x0007a9c2
@line:128   Cycle @423.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @423.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @423.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @423.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @424.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @424.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @424.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:3268  Cycle @424.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @424.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @424.00: [e]	0x00000001       | a: 00000204  | b: 00000000   | imm: 00000000 | result: 00000204
@line:3395  Cycle @424.00: [e]	0x00000001       |a.a:00000204  |a.b:00000000   | res: 00000204 |
@line:3574  Cycle @424.00: [e]	mem-read         | addr: 0x00204| line: 0x00053 |
@line:3633  Cycle @424.00: [e]	own x14          |
@line:3737  Cycle @424.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @424.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @425.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @425.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @425.00: [m]	mem.rdata        | 0x281c
@line:2403  Cycle @425.00: [m]	mem.bypass       | x14 = 0x281c
@line:3266  Cycle @425.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:3268  Cycle @425.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @425.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @425.00: [e]	0x00000001       | a: 00000204  | b: 00000000   | imm: 00000004 | result: 00000208
@line:3395  Cycle @425.00: [e]	0x00000001       |a.a:00000204  |a.b:00000004   | res: 00000208 |
@line:3633  Cycle @425.00: [e]	own x15          |
@line:3737  Cycle @425.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @425.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @426.00: [w]	writeback        | x14          | 0x0000281c
@line:128   Cycle @426.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @426.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @426.00: [e]	mem_bypass.reg: x14 | .data: 0000281c
@line:3268  Cycle @426.00: [e]	exe_bypass.reg: x15 | .data: 00000208
@line:3383  Cycle @426.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @426.00: [e]	0x00000001       | a: 0007a9c2  | b: 0000281c   | imm: 00000000 | result: 0007d1de
@line:3395  Cycle @426.00: [e]	0x00000001       |a.a:0007a9c2  |a.b:0000281c   | res: 0007d1de |
@line:3633  Cycle @426.00: [e]	own x10          |
@line:3737  Cycle @426.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @426.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @427.00: [w]	writeback        | x15          | 0x00000208
@line:2631  Cycle @427.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @427.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:3268  Cycle @427.00: [e]	exe_bypass.reg: x10 | .data: 0007d1de
@line:3383  Cycle @427.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @427.00: [e]	0x00000001       | a: 00000208  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @427.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @427.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @427.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @427.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @428.00: [w]	writeback        | x10          | 0x0007d1de
@line:128   Cycle @428.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @428.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @428.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @428.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @429.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @429.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @429.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:3268  Cycle @429.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @429.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @429.00: [e]	0x00000001       | a: 00000208  | b: 00000000   | imm: 00000000 | result: 00000208
@line:3395  Cycle @429.00: [e]	0x00000001       |a.a:00000208  |a.b:00000000   | res: 00000208 |
@line:3574  Cycle @429.00: [e]	mem-read         | addr: 0x00208| line: 0x00054 |
@line:3633  Cycle @429.00: [e]	own x14          |
@line:3737  Cycle @429.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @429.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @430.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @430.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @430.00: [m]	mem.rdata        | 0x27
@line:2403  Cycle @430.00: [m]	mem.bypass       | x14 = 0x27
@line:3266  Cycle @430.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:3268  Cycle @430.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @430.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @430.00: [e]	0x00000001       | a: 00000208  | b: 00000000   | imm: 00000004 | result: 0000020c
@line:3395  Cycle @430.00: [e]	0x00000001       |a.a:00000208  |a.b:00000004   | res: 0000020c |
@line:3633  Cycle @430.00: [e]	own x15          |
@line:3737  Cycle @430.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @430.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @431.00: [w]	writeback        | x14          | 0x00000027
@line:128   Cycle @431.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @431.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @431.00: [e]	mem_bypass.reg: x14 | .data: 00000027
@line:3268  Cycle @431.00: [e]	exe_bypass.reg: x15 | .data: 0000020c
@line:3383  Cycle @431.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @431.00: [e]	0x00000001       | a: 0007d1de  | b: 00000027   | imm: 00000000 | result: 0007d205
@line:3395  Cycle @431.00: [e]	0x00000001       |a.a:0007d1de  |a.b:00000027   | res: 0007d205 |
@line:3633  Cycle @431.00: [e]	own x10          |
@line:3737  Cycle @431.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @431.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @432.00: [w]	writeback        | x15          | 0x0000020c
@line:2631  Cycle @432.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @432.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:3268  Cycle @432.00: [e]	exe_bypass.reg: x10 | .data: 0007d205
@line:3383  Cycle @432.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @432.00: [e]	0x00000001       | a: 0000020c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @432.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @432.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @432.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @432.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @433.00: [w]	writeback        | x10          | 0x0007d205
@line:128   Cycle @433.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @433.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @433.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @433.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @434.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @434.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @434.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:3268  Cycle @434.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @434.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @434.00: [e]	0x00000001       | a: 0000020c  | b: 00000000   | imm: 00000000 | result: 0000020c
@line:3395  Cycle @434.00: [e]	0x00000001       |a.a:0000020c  |a.b:00000000   | res: 0000020c |
@line:3574  Cycle @434.00: [e]	mem-read         | addr: 0x0020c| line: 0x00055 |
@line:3633  Cycle @434.00: [e]	own x14          |
@line:3737  Cycle @434.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @434.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @435.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @435.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @435.00: [m]	mem.rdata        | 0x2b84
@line:2403  Cycle @435.00: [m]	mem.bypass       | x14 = 0x2b84
@line:3266  Cycle @435.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:3268  Cycle @435.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @435.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @435.00: [e]	0x00000001       | a: 0000020c  | b: 00000000   | imm: 00000004 | result: 00000210
@line:3395  Cycle @435.00: [e]	0x00000001       |a.a:0000020c  |a.b:00000004   | res: 00000210 |
@line:3633  Cycle @435.00: [e]	own x15          |
@line:3737  Cycle @435.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @435.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @436.00: [w]	writeback        | x14          | 0x00002b84
@line:128   Cycle @436.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @436.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @436.00: [e]	mem_bypass.reg: x14 | .data: 00002b84
@line:3268  Cycle @436.00: [e]	exe_bypass.reg: x15 | .data: 00000210
@line:3383  Cycle @436.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @436.00: [e]	0x00000001       | a: 0007d205  | b: 00002b84   | imm: 00000000 | result: 0007fd89
@line:3395  Cycle @436.00: [e]	0x00000001       |a.a:0007d205  |a.b:00002b84   | res: 0007fd89 |
@line:3633  Cycle @436.00: [e]	own x10          |
@line:3737  Cycle @436.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @436.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @437.00: [w]	writeback        | x15          | 0x00000210
@line:2631  Cycle @437.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @437.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:3268  Cycle @437.00: [e]	exe_bypass.reg: x10 | .data: 0007fd89
@line:3383  Cycle @437.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @437.00: [e]	0x00000001       | a: 00000210  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @437.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @437.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @437.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @437.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @438.00: [w]	writeback        | x10          | 0x0007fd89
@line:128   Cycle @438.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @438.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @438.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @438.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @439.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @439.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @439.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:3268  Cycle @439.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @439.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @439.00: [e]	0x00000001       | a: 00000210  | b: 00000000   | imm: 00000000 | result: 00000210
@line:3395  Cycle @439.00: [e]	0x00000001       |a.a:00000210  |a.b:00000000   | res: 00000210 |
@line:3574  Cycle @439.00: [e]	mem-read         | addr: 0x00210| line: 0x00056 |
@line:3633  Cycle @439.00: [e]	own x14          |
@line:3737  Cycle @439.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @439.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @440.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @440.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @440.00: [m]	mem.rdata        | 0x2167
@line:2403  Cycle @440.00: [m]	mem.bypass       | x14 = 0x2167
@line:3266  Cycle @440.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:3268  Cycle @440.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @440.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @440.00: [e]	0x00000001       | a: 00000210  | b: 00000000   | imm: 00000004 | result: 00000214
@line:3395  Cycle @440.00: [e]	0x00000001       |a.a:00000210  |a.b:00000004   | res: 00000214 |
@line:3633  Cycle @440.00: [e]	own x15          |
@line:3737  Cycle @440.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @440.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @441.00: [w]	writeback        | x14          | 0x00002167
@line:128   Cycle @441.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @441.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @441.00: [e]	mem_bypass.reg: x14 | .data: 00002167
@line:3268  Cycle @441.00: [e]	exe_bypass.reg: x15 | .data: 00000214
@line:3383  Cycle @441.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @441.00: [e]	0x00000001       | a: 0007fd89  | b: 00002167   | imm: 00000000 | result: 00081ef0
@line:3395  Cycle @441.00: [e]	0x00000001       |a.a:0007fd89  |a.b:00002167   | res: 00081ef0 |
@line:3633  Cycle @441.00: [e]	own x10          |
@line:3737  Cycle @441.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @441.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @442.00: [w]	writeback        | x15          | 0x00000214
@line:2631  Cycle @442.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @442.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:3268  Cycle @442.00: [e]	exe_bypass.reg: x10 | .data: 00081ef0
@line:3383  Cycle @442.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @442.00: [e]	0x00000001       | a: 00000214  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @442.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @442.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @442.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @442.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @443.00: [w]	writeback        | x10          | 0x00081ef0
@line:128   Cycle @443.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @443.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @443.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @443.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @444.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @444.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @444.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:3268  Cycle @444.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @444.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @444.00: [e]	0x00000001       | a: 00000214  | b: 00000000   | imm: 00000000 | result: 00000214
@line:3395  Cycle @444.00: [e]	0x00000001       |a.a:00000214  |a.b:00000000   | res: 00000214 |
@line:3574  Cycle @444.00: [e]	mem-read         | addr: 0x00214| line: 0x00057 |
@line:3633  Cycle @444.00: [e]	own x14          |
@line:3737  Cycle @444.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @444.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @445.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @445.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @445.00: [m]	mem.rdata        | 0x1662
@line:2403  Cycle @445.00: [m]	mem.bypass       | x14 = 0x1662
@line:3266  Cycle @445.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:3268  Cycle @445.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @445.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @445.00: [e]	0x00000001       | a: 00000214  | b: 00000000   | imm: 00000004 | result: 00000218
@line:3395  Cycle @445.00: [e]	0x00000001       |a.a:00000214  |a.b:00000004   | res: 00000218 |
@line:3633  Cycle @445.00: [e]	own x15          |
@line:3737  Cycle @445.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @445.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @446.00: [w]	writeback        | x14          | 0x00001662
@line:128   Cycle @446.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @446.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @446.00: [e]	mem_bypass.reg: x14 | .data: 00001662
@line:3268  Cycle @446.00: [e]	exe_bypass.reg: x15 | .data: 00000218
@line:3383  Cycle @446.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @446.00: [e]	0x00000001       | a: 00081ef0  | b: 00001662   | imm: 00000000 | result: 00083552
@line:3395  Cycle @446.00: [e]	0x00000001       |a.a:00081ef0  |a.b:00001662   | res: 00083552 |
@line:3633  Cycle @446.00: [e]	own x10          |
@line:3737  Cycle @446.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @446.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @447.00: [w]	writeback        | x15          | 0x00000218
@line:2631  Cycle @447.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @447.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:3268  Cycle @447.00: [e]	exe_bypass.reg: x10 | .data: 00083552
@line:3383  Cycle @447.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @447.00: [e]	0x00000001       | a: 00000218  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @447.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @447.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @447.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @447.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @448.00: [w]	writeback        | x10          | 0x00083552
@line:128   Cycle @448.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @448.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @448.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @448.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @449.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @449.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @449.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:3268  Cycle @449.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @449.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @449.00: [e]	0x00000001       | a: 00000218  | b: 00000000   | imm: 00000000 | result: 00000218
@line:3395  Cycle @449.00: [e]	0x00000001       |a.a:00000218  |a.b:00000000   | res: 00000218 |
@line:3574  Cycle @449.00: [e]	mem-read         | addr: 0x00218| line: 0x00058 |
@line:3633  Cycle @449.00: [e]	own x14          |
@line:3737  Cycle @449.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @449.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @450.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @450.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @450.00: [m]	mem.rdata        | 0x18ac
@line:2403  Cycle @450.00: [m]	mem.bypass       | x14 = 0x18ac
@line:3266  Cycle @450.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:3268  Cycle @450.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @450.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @450.00: [e]	0x00000001       | a: 00000218  | b: 00000000   | imm: 00000004 | result: 0000021c
@line:3395  Cycle @450.00: [e]	0x00000001       |a.a:00000218  |a.b:00000004   | res: 0000021c |
@line:3633  Cycle @450.00: [e]	own x15          |
@line:3737  Cycle @450.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @450.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @451.00: [w]	writeback        | x14          | 0x000018ac
@line:128   Cycle @451.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @451.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @451.00: [e]	mem_bypass.reg: x14 | .data: 000018ac
@line:3268  Cycle @451.00: [e]	exe_bypass.reg: x15 | .data: 0000021c
@line:3383  Cycle @451.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @451.00: [e]	0x00000001       | a: 00083552  | b: 000018ac   | imm: 00000000 | result: 00084dfe
@line:3395  Cycle @451.00: [e]	0x00000001       |a.a:00083552  |a.b:000018ac   | res: 00084dfe |
@line:3633  Cycle @451.00: [e]	own x10          |
@line:3737  Cycle @451.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @451.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @452.00: [w]	writeback        | x15          | 0x0000021c
@line:2631  Cycle @452.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @452.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:3268  Cycle @452.00: [e]	exe_bypass.reg: x10 | .data: 00084dfe
@line:3383  Cycle @452.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @452.00: [e]	0x00000001       | a: 0000021c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @452.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @452.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @452.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @452.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @453.00: [w]	writeback        | x10          | 0x00084dfe
@line:128   Cycle @453.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @453.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @453.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @453.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @454.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @454.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @454.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:3268  Cycle @454.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @454.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @454.00: [e]	0x00000001       | a: 0000021c  | b: 00000000   | imm: 00000000 | result: 0000021c
@line:3395  Cycle @454.00: [e]	0x00000001       |a.a:0000021c  |a.b:00000000   | res: 0000021c |
@line:3574  Cycle @454.00: [e]	mem-read         | addr: 0x0021c| line: 0x00059 |
@line:3633  Cycle @454.00: [e]	own x14          |
@line:3737  Cycle @454.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @454.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @455.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @455.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @455.00: [m]	mem.rdata        | 0x2aec
@line:2403  Cycle @455.00: [m]	mem.bypass       | x14 = 0x2aec
@line:3266  Cycle @455.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:3268  Cycle @455.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @455.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @455.00: [e]	0x00000001       | a: 0000021c  | b: 00000000   | imm: 00000004 | result: 00000220
@line:3395  Cycle @455.00: [e]	0x00000001       |a.a:0000021c  |a.b:00000004   | res: 00000220 |
@line:3633  Cycle @455.00: [e]	own x15          |
@line:3737  Cycle @455.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @455.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @456.00: [w]	writeback        | x14          | 0x00002aec
@line:128   Cycle @456.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @456.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @456.00: [e]	mem_bypass.reg: x14 | .data: 00002aec
@line:3268  Cycle @456.00: [e]	exe_bypass.reg: x15 | .data: 00000220
@line:3383  Cycle @456.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @456.00: [e]	0x00000001       | a: 00084dfe  | b: 00002aec   | imm: 00000000 | result: 000878ea
@line:3395  Cycle @456.00: [e]	0x00000001       |a.a:00084dfe  |a.b:00002aec   | res: 000878ea |
@line:3633  Cycle @456.00: [e]	own x10          |
@line:3737  Cycle @456.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @456.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @457.00: [w]	writeback        | x15          | 0x00000220
@line:2631  Cycle @457.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @457.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:3268  Cycle @457.00: [e]	exe_bypass.reg: x10 | .data: 000878ea
@line:3383  Cycle @457.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @457.00: [e]	0x00000001       | a: 00000220  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @457.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @457.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @457.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @457.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @458.00: [w]	writeback        | x10          | 0x000878ea
@line:128   Cycle @458.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @458.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @458.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @458.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @459.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @459.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @459.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:3268  Cycle @459.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @459.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @459.00: [e]	0x00000001       | a: 00000220  | b: 00000000   | imm: 00000000 | result: 00000220
@line:3395  Cycle @459.00: [e]	0x00000001       |a.a:00000220  |a.b:00000000   | res: 00000220 |
@line:3574  Cycle @459.00: [e]	mem-read         | addr: 0x00220| line: 0x0005a |
@line:3633  Cycle @459.00: [e]	own x14          |
@line:3737  Cycle @459.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @459.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @460.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @460.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @460.00: [m]	mem.rdata        | 0x1f41
@line:2403  Cycle @460.00: [m]	mem.bypass       | x14 = 0x1f41
@line:3266  Cycle @460.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:3268  Cycle @460.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @460.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @460.00: [e]	0x00000001       | a: 00000220  | b: 00000000   | imm: 00000004 | result: 00000224
@line:3395  Cycle @460.00: [e]	0x00000001       |a.a:00000220  |a.b:00000004   | res: 00000224 |
@line:3633  Cycle @460.00: [e]	own x15          |
@line:3737  Cycle @460.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @460.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @461.00: [w]	writeback        | x14          | 0x00001f41
@line:128   Cycle @461.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @461.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @461.00: [e]	mem_bypass.reg: x14 | .data: 00001f41
@line:3268  Cycle @461.00: [e]	exe_bypass.reg: x15 | .data: 00000224
@line:3383  Cycle @461.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @461.00: [e]	0x00000001       | a: 000878ea  | b: 00001f41   | imm: 00000000 | result: 0008982b
@line:3395  Cycle @461.00: [e]	0x00000001       |a.a:000878ea  |a.b:00001f41   | res: 0008982b |
@line:3633  Cycle @461.00: [e]	own x10          |
@line:3737  Cycle @461.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @461.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @462.00: [w]	writeback        | x15          | 0x00000224
@line:2631  Cycle @462.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @462.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:3268  Cycle @462.00: [e]	exe_bypass.reg: x10 | .data: 0008982b
@line:3383  Cycle @462.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @462.00: [e]	0x00000001       | a: 00000224  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @462.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @462.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @462.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @462.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @463.00: [w]	writeback        | x10          | 0x0008982b
@line:128   Cycle @463.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @463.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @463.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @463.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @464.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @464.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @464.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:3268  Cycle @464.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @464.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @464.00: [e]	0x00000001       | a: 00000224  | b: 00000000   | imm: 00000000 | result: 00000224
@line:3395  Cycle @464.00: [e]	0x00000001       |a.a:00000224  |a.b:00000000   | res: 00000224 |
@line:3574  Cycle @464.00: [e]	mem-read         | addr: 0x00224| line: 0x0005b |
@line:3633  Cycle @464.00: [e]	own x14          |
@line:3737  Cycle @464.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @464.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @465.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @465.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @465.00: [m]	mem.rdata        | 0x2504
@line:2403  Cycle @465.00: [m]	mem.bypass       | x14 = 0x2504
@line:3266  Cycle @465.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:3268  Cycle @465.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @465.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @465.00: [e]	0x00000001       | a: 00000224  | b: 00000000   | imm: 00000004 | result: 00000228
@line:3395  Cycle @465.00: [e]	0x00000001       |a.a:00000224  |a.b:00000004   | res: 00000228 |
@line:3633  Cycle @465.00: [e]	own x15          |
@line:3737  Cycle @465.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @465.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @466.00: [w]	writeback        | x14          | 0x00002504
@line:128   Cycle @466.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @466.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @466.00: [e]	mem_bypass.reg: x14 | .data: 00002504
@line:3268  Cycle @466.00: [e]	exe_bypass.reg: x15 | .data: 00000228
@line:3383  Cycle @466.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @466.00: [e]	0x00000001       | a: 0008982b  | b: 00002504   | imm: 00000000 | result: 0008bd2f
@line:3395  Cycle @466.00: [e]	0x00000001       |a.a:0008982b  |a.b:00002504   | res: 0008bd2f |
@line:3633  Cycle @466.00: [e]	own x10          |
@line:3737  Cycle @466.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @466.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @467.00: [w]	writeback        | x15          | 0x00000228
@line:2631  Cycle @467.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @467.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:3268  Cycle @467.00: [e]	exe_bypass.reg: x10 | .data: 0008bd2f
@line:3383  Cycle @467.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @467.00: [e]	0x00000001       | a: 00000228  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @467.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @467.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @467.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @467.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @468.00: [w]	writeback        | x10          | 0x0008bd2f
@line:128   Cycle @468.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @468.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @468.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @468.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @469.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @469.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @469.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:3268  Cycle @469.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @469.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @469.00: [e]	0x00000001       | a: 00000228  | b: 00000000   | imm: 00000000 | result: 00000228
@line:3395  Cycle @469.00: [e]	0x00000001       |a.a:00000228  |a.b:00000000   | res: 00000228 |
@line:3574  Cycle @469.00: [e]	mem-read         | addr: 0x00228| line: 0x0005c |
@line:3633  Cycle @469.00: [e]	own x14          |
@line:3737  Cycle @469.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @469.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @470.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @470.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @470.00: [m]	mem.rdata        | 0x213f
@line:2403  Cycle @470.00: [m]	mem.bypass       | x14 = 0x213f
@line:3266  Cycle @470.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:3268  Cycle @470.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @470.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @470.00: [e]	0x00000001       | a: 00000228  | b: 00000000   | imm: 00000004 | result: 0000022c
@line:3395  Cycle @470.00: [e]	0x00000001       |a.a:00000228  |a.b:00000004   | res: 0000022c |
@line:3633  Cycle @470.00: [e]	own x15          |
@line:3737  Cycle @470.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @470.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @471.00: [w]	writeback        | x14          | 0x0000213f
@line:128   Cycle @471.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @471.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @471.00: [e]	mem_bypass.reg: x14 | .data: 0000213f
@line:3268  Cycle @471.00: [e]	exe_bypass.reg: x15 | .data: 0000022c
@line:3383  Cycle @471.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @471.00: [e]	0x00000001       | a: 0008bd2f  | b: 0000213f   | imm: 00000000 | result: 0008de6e
@line:3395  Cycle @471.00: [e]	0x00000001       |a.a:0008bd2f  |a.b:0000213f   | res: 0008de6e |
@line:3633  Cycle @471.00: [e]	own x10          |
@line:3737  Cycle @471.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @471.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @472.00: [w]	writeback        | x15          | 0x0000022c
@line:2631  Cycle @472.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @472.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:3268  Cycle @472.00: [e]	exe_bypass.reg: x10 | .data: 0008de6e
@line:3383  Cycle @472.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @472.00: [e]	0x00000001       | a: 0000022c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @472.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @472.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @472.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @472.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @473.00: [w]	writeback        | x10          | 0x0008de6e
@line:128   Cycle @473.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @473.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @473.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @473.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @474.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @474.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @474.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:3268  Cycle @474.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @474.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @474.00: [e]	0x00000001       | a: 0000022c  | b: 00000000   | imm: 00000000 | result: 0000022c
@line:3395  Cycle @474.00: [e]	0x00000001       |a.a:0000022c  |a.b:00000000   | res: 0000022c |
@line:3574  Cycle @474.00: [e]	mem-read         | addr: 0x0022c| line: 0x0005d |
@line:3633  Cycle @474.00: [e]	own x14          |
@line:3737  Cycle @474.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @474.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @475.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @475.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @475.00: [m]	mem.rdata        | 0x12d3
@line:2403  Cycle @475.00: [m]	mem.bypass       | x14 = 0x12d3
@line:3266  Cycle @475.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:3268  Cycle @475.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @475.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @475.00: [e]	0x00000001       | a: 0000022c  | b: 00000000   | imm: 00000004 | result: 00000230
@line:3395  Cycle @475.00: [e]	0x00000001       |a.a:0000022c  |a.b:00000004   | res: 00000230 |
@line:3633  Cycle @475.00: [e]	own x15          |
@line:3737  Cycle @475.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @475.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @476.00: [w]	writeback        | x14          | 0x000012d3
@line:128   Cycle @476.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @476.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @476.00: [e]	mem_bypass.reg: x14 | .data: 000012d3
@line:3268  Cycle @476.00: [e]	exe_bypass.reg: x15 | .data: 00000230
@line:3383  Cycle @476.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @476.00: [e]	0x00000001       | a: 0008de6e  | b: 000012d3   | imm: 00000000 | result: 0008f141
@line:3395  Cycle @476.00: [e]	0x00000001       |a.a:0008de6e  |a.b:000012d3   | res: 0008f141 |
@line:3633  Cycle @476.00: [e]	own x10          |
@line:3737  Cycle @476.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @476.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @477.00: [w]	writeback        | x15          | 0x00000230
@line:2631  Cycle @477.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @477.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:3268  Cycle @477.00: [e]	exe_bypass.reg: x10 | .data: 0008f141
@line:3383  Cycle @477.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @477.00: [e]	0x00000001       | a: 00000230  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @477.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @477.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @477.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @477.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @478.00: [w]	writeback        | x10          | 0x0008f141
@line:128   Cycle @478.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @478.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @478.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @478.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @479.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @479.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @479.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:3268  Cycle @479.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @479.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @479.00: [e]	0x00000001       | a: 00000230  | b: 00000000   | imm: 00000000 | result: 00000230
@line:3395  Cycle @479.00: [e]	0x00000001       |a.a:00000230  |a.b:00000000   | res: 00000230 |
@line:3574  Cycle @479.00: [e]	mem-read         | addr: 0x00230| line: 0x0005e |
@line:3633  Cycle @479.00: [e]	own x14          |
@line:3737  Cycle @479.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @479.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @480.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @480.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @480.00: [m]	mem.rdata        | 0x5d9
@line:2403  Cycle @480.00: [m]	mem.bypass       | x14 = 0x5d9
@line:3266  Cycle @480.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:3268  Cycle @480.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @480.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @480.00: [e]	0x00000001       | a: 00000230  | b: 00000000   | imm: 00000004 | result: 00000234
@line:3395  Cycle @480.00: [e]	0x00000001       |a.a:00000230  |a.b:00000004   | res: 00000234 |
@line:3633  Cycle @480.00: [e]	own x15          |
@line:3737  Cycle @480.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @480.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @481.00: [w]	writeback        | x14          | 0x000005d9
@line:128   Cycle @481.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @481.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @481.00: [e]	mem_bypass.reg: x14 | .data: 000005d9
@line:3268  Cycle @481.00: [e]	exe_bypass.reg: x15 | .data: 00000234
@line:3383  Cycle @481.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @481.00: [e]	0x00000001       | a: 0008f141  | b: 000005d9   | imm: 00000000 | result: 0008f71a
@line:3395  Cycle @481.00: [e]	0x00000001       |a.a:0008f141  |a.b:000005d9   | res: 0008f71a |
@line:3633  Cycle @481.00: [e]	own x10          |
@line:3737  Cycle @481.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @481.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @482.00: [w]	writeback        | x15          | 0x00000234
@line:2631  Cycle @482.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @482.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:3268  Cycle @482.00: [e]	exe_bypass.reg: x10 | .data: 0008f71a
@line:3383  Cycle @482.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @482.00: [e]	0x00000001       | a: 00000234  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @482.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @482.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @482.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @482.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @483.00: [w]	writeback        | x10          | 0x0008f71a
@line:128   Cycle @483.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @483.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @483.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @483.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @484.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @484.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @484.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:3268  Cycle @484.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @484.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @484.00: [e]	0x00000001       | a: 00000234  | b: 00000000   | imm: 00000000 | result: 00000234
@line:3395  Cycle @484.00: [e]	0x00000001       |a.a:00000234  |a.b:00000000   | res: 00000234 |
@line:3574  Cycle @484.00: [e]	mem-read         | addr: 0x00234| line: 0x0005f |
@line:3633  Cycle @484.00: [e]	own x14          |
@line:3737  Cycle @484.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @484.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @485.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @485.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @485.00: [m]	mem.rdata        | 0x1edb
@line:2403  Cycle @485.00: [m]	mem.bypass       | x14 = 0x1edb
@line:3266  Cycle @485.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:3268  Cycle @485.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @485.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @485.00: [e]	0x00000001       | a: 00000234  | b: 00000000   | imm: 00000004 | result: 00000238
@line:3395  Cycle @485.00: [e]	0x00000001       |a.a:00000234  |a.b:00000004   | res: 00000238 |
@line:3633  Cycle @485.00: [e]	own x15          |
@line:3737  Cycle @485.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @485.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @486.00: [w]	writeback        | x14          | 0x00001edb
@line:128   Cycle @486.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @486.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @486.00: [e]	mem_bypass.reg: x14 | .data: 00001edb
@line:3268  Cycle @486.00: [e]	exe_bypass.reg: x15 | .data: 00000238
@line:3383  Cycle @486.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @486.00: [e]	0x00000001       | a: 0008f71a  | b: 00001edb   | imm: 00000000 | result: 000915f5
@line:3395  Cycle @486.00: [e]	0x00000001       |a.a:0008f71a  |a.b:00001edb   | res: 000915f5 |
@line:3633  Cycle @486.00: [e]	own x10          |
@line:3737  Cycle @486.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @486.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @487.00: [w]	writeback        | x15          | 0x00000238
@line:2631  Cycle @487.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @487.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:3268  Cycle @487.00: [e]	exe_bypass.reg: x10 | .data: 000915f5
@line:3383  Cycle @487.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @487.00: [e]	0x00000001       | a: 00000238  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @487.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @487.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @487.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @487.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @488.00: [w]	writeback        | x10          | 0x000915f5
@line:128   Cycle @488.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @488.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @488.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @488.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @489.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @489.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @489.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:3268  Cycle @489.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @489.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @489.00: [e]	0x00000001       | a: 00000238  | b: 00000000   | imm: 00000000 | result: 00000238
@line:3395  Cycle @489.00: [e]	0x00000001       |a.a:00000238  |a.b:00000000   | res: 00000238 |
@line:3574  Cycle @489.00: [e]	mem-read         | addr: 0x00238| line: 0x00060 |
@line:3633  Cycle @489.00: [e]	own x14          |
@line:3737  Cycle @489.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @489.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @490.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @490.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @490.00: [m]	mem.rdata        | 0x1802
@line:2403  Cycle @490.00: [m]	mem.bypass       | x14 = 0x1802
@line:3266  Cycle @490.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:3268  Cycle @490.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @490.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @490.00: [e]	0x00000001       | a: 00000238  | b: 00000000   | imm: 00000004 | result: 0000023c
@line:3395  Cycle @490.00: [e]	0x00000001       |a.a:00000238  |a.b:00000004   | res: 0000023c |
@line:3633  Cycle @490.00: [e]	own x15          |
@line:3737  Cycle @490.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @490.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @491.00: [w]	writeback        | x14          | 0x00001802
@line:128   Cycle @491.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @491.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @491.00: [e]	mem_bypass.reg: x14 | .data: 00001802
@line:3268  Cycle @491.00: [e]	exe_bypass.reg: x15 | .data: 0000023c
@line:3383  Cycle @491.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @491.00: [e]	0x00000001       | a: 000915f5  | b: 00001802   | imm: 00000000 | result: 00092df7
@line:3395  Cycle @491.00: [e]	0x00000001       |a.a:000915f5  |a.b:00001802   | res: 00092df7 |
@line:3633  Cycle @491.00: [e]	own x10          |
@line:3737  Cycle @491.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @491.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @492.00: [w]	writeback        | x15          | 0x0000023c
@line:2631  Cycle @492.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @492.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:3268  Cycle @492.00: [e]	exe_bypass.reg: x10 | .data: 00092df7
@line:3383  Cycle @492.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @492.00: [e]	0x00000001       | a: 0000023c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @492.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @492.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @492.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @492.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @493.00: [w]	writeback        | x10          | 0x00092df7
@line:128   Cycle @493.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @493.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @493.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @493.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @494.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @494.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @494.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:3268  Cycle @494.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @494.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @494.00: [e]	0x00000001       | a: 0000023c  | b: 00000000   | imm: 00000000 | result: 0000023c
@line:3395  Cycle @494.00: [e]	0x00000001       |a.a:0000023c  |a.b:00000000   | res: 0000023c |
@line:3574  Cycle @494.00: [e]	mem-read         | addr: 0x0023c| line: 0x00061 |
@line:3633  Cycle @494.00: [e]	own x14          |
@line:3737  Cycle @494.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @494.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @495.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @495.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @495.00: [m]	mem.rdata        | 0x1303
@line:2403  Cycle @495.00: [m]	mem.bypass       | x14 = 0x1303
@line:3266  Cycle @495.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:3268  Cycle @495.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @495.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @495.00: [e]	0x00000001       | a: 0000023c  | b: 00000000   | imm: 00000004 | result: 00000240
@line:3395  Cycle @495.00: [e]	0x00000001       |a.a:0000023c  |a.b:00000004   | res: 00000240 |
@line:3633  Cycle @495.00: [e]	own x15          |
@line:3737  Cycle @495.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @495.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @496.00: [w]	writeback        | x14          | 0x00001303
@line:128   Cycle @496.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @496.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @496.00: [e]	mem_bypass.reg: x14 | .data: 00001303
@line:3268  Cycle @496.00: [e]	exe_bypass.reg: x15 | .data: 00000240
@line:3383  Cycle @496.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @496.00: [e]	0x00000001       | a: 00092df7  | b: 00001303   | imm: 00000000 | result: 000940fa
@line:3395  Cycle @496.00: [e]	0x00000001       |a.a:00092df7  |a.b:00001303   | res: 000940fa |
@line:3633  Cycle @496.00: [e]	own x10          |
@line:3737  Cycle @496.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @496.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @497.00: [w]	writeback        | x15          | 0x00000240
@line:2631  Cycle @497.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @497.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:3268  Cycle @497.00: [e]	exe_bypass.reg: x10 | .data: 000940fa
@line:3383  Cycle @497.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @497.00: [e]	0x00000001       | a: 00000240  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @497.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @497.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @497.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @497.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @498.00: [w]	writeback        | x10          | 0x000940fa
@line:128   Cycle @498.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @498.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @498.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @498.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @499.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @499.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @499.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:3268  Cycle @499.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @499.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @499.00: [e]	0x00000001       | a: 00000240  | b: 00000000   | imm: 00000000 | result: 00000240
@line:3395  Cycle @499.00: [e]	0x00000001       |a.a:00000240  |a.b:00000000   | res: 00000240 |
@line:3574  Cycle @499.00: [e]	mem-read         | addr: 0x00240| line: 0x00062 |
@line:3633  Cycle @499.00: [e]	own x14          |
@line:3737  Cycle @499.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @499.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @500.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @500.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @500.00: [m]	mem.rdata        | 0x2f17
@line:2403  Cycle @500.00: [m]	mem.bypass       | x14 = 0x2f17
@line:3266  Cycle @500.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:3268  Cycle @500.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @500.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @500.00: [e]	0x00000001       | a: 00000240  | b: 00000000   | imm: 00000004 | result: 00000244
@line:3395  Cycle @500.00: [e]	0x00000001       |a.a:00000240  |a.b:00000004   | res: 00000244 |
@line:3633  Cycle @500.00: [e]	own x15          |
@line:3737  Cycle @500.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @500.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @501.00: [w]	writeback        | x14          | 0x00002f17
@line:128   Cycle @501.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @501.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @501.00: [e]	mem_bypass.reg: x14 | .data: 00002f17
@line:3268  Cycle @501.00: [e]	exe_bypass.reg: x15 | .data: 00000244
@line:3383  Cycle @501.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @501.00: [e]	0x00000001       | a: 000940fa  | b: 00002f17   | imm: 00000000 | result: 00097011
@line:3395  Cycle @501.00: [e]	0x00000001       |a.a:000940fa  |a.b:00002f17   | res: 00097011 |
@line:3633  Cycle @501.00: [e]	own x10          |
@line:3737  Cycle @501.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @501.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @502.00: [w]	writeback        | x15          | 0x00000244
@line:2631  Cycle @502.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @502.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:3268  Cycle @502.00: [e]	exe_bypass.reg: x10 | .data: 00097011
@line:3383  Cycle @502.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @502.00: [e]	0x00000001       | a: 00000244  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @502.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @502.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @502.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:3840  Cycle @502.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @503.00: [w]	writeback        | x10          | 0x00097011
@line:128   Cycle @503.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:576   Cycle @503.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:3737  Cycle @503.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:3840  Cycle @503.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:128   Cycle @504.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:503   Cycle @504.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:3266  Cycle @504.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:3268  Cycle @504.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @504.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @504.00: [e]	0x00000001       | a: 00000244  | b: 00000000   | imm: 00000000 | result: 00000244
@line:3395  Cycle @504.00: [e]	0x00000001       |a.a:00000244  |a.b:00000000   | res: 00000244 |
@line:3574  Cycle @504.00: [e]	mem-read         | addr: 0x00244| line: 0x00063 |
@line:3633  Cycle @504.00: [e]	own x14          |
@line:3737  Cycle @504.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:3840  Cycle @504.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:128   Cycle @505.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:338   Cycle @505.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:2394  Cycle @505.00: [m]	mem.rdata        | 0x2f78
@line:2403  Cycle @505.00: [m]	mem.bypass       | x14 = 0x2f78
@line:3266  Cycle @505.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:3268  Cycle @505.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:3383  Cycle @505.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @505.00: [e]	0x00000001       | a: 00000244  | b: 00000000   | imm: 00000004 | result: 00000248
@line:3395  Cycle @505.00: [e]	0x00000001       |a.a:00000244  |a.b:00000004   | res: 00000248 |
@line:3633  Cycle @505.00: [e]	own x15          |
@line:3737  Cycle @505.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:3840  Cycle @505.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:77    Cycle @506.00: [w]	writeback        | x14          | 0x00002f78
@line:128   Cycle @506.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:853   Cycle @506.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:3266  Cycle @506.00: [e]	mem_bypass.reg: x14 | .data: 00002f78
@line:3268  Cycle @506.00: [e]	exe_bypass.reg: x15 | .data: 00000248
@line:3383  Cycle @506.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:3390  Cycle @506.00: [e]	0x00000001       | a: 00097011  | b: 00002f78   | imm: 00000000 | result: 00099f89
@line:3395  Cycle @506.00: [e]	0x00000001       |a.a:00097011  |a.b:00002f78   | res: 00099f89 |
@line:3633  Cycle @506.00: [e]	own x10          |
@line:3737  Cycle @506.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:3840  Cycle @506.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:77    Cycle @507.00: [w]	writeback        | x15          | 0x00000248
@line:2631  Cycle @507.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:3266  Cycle @507.00: [e]	mem_bypass.reg: x00 | .data: 00002f78
@line:3268  Cycle @507.00: [e]	exe_bypass.reg: x10 | .data: 00099f89
@line:3383  Cycle @507.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:3390  Cycle @507.00: [e]	0x00000001       | a: 00000248  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:3395  Cycle @507.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:3530  Cycle @507.00: [e]	condition: 0.a.b | a: 00000010  | b: 00000020   |
@line:3737  Cycle @507.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00020 | ongoing: 0
@line:3840  Cycle @507.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:77    Cycle @508.00: [w]	writeback        | x10          | 0x00099f89
@line:128   Cycle @508.00: [d]	raw: 0x00100073  | addr: 0x00020 |
@line:650   Cycle @508.00: [d]	i.ebreak.1110011 | rd: x00      | rs1: x00      |               |imm: 0x1
@line:3737  Cycle @508.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00024 | ongoing: 1
@line:3840  Cycle @508.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:3135  Cycle @509.00: [e]	ebreak | halt | ecall
