<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mhbwx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mhbwx-defs.h</h1><a href="cvmx-mhbwx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mhbwx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mhbwx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MHBWX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MHBWX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ae1bf8bbb5a729ecd049d47d1506b18cb" title="cvmx-mhbwx-defs.h">CVMX_MHBWX_ABX_SLTX_CP_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_CP_FAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022000ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae1bf8bbb5a729ecd049d47d1506b18cb">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_CP_FAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022000ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a5a81464a3f315ded9d63199b2d343c9f">CVMX_MHBWX_ABX_SLTX_CP_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_CP_NFAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022700ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a5a81464a3f315ded9d63199b2d343c9f">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_CP_NFAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022700ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a64b41ad902f03553264d77f53ac04092">CVMX_MHBWX_ABX_SLTX_DEBUG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_DEBUG0(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022900ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a64b41ad902f03553264d77f53ac04092">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_DEBUG0(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022900ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#af41c1f8709aec430e8185292cd727e37">CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1C(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021200ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#af41c1f8709aec430e8185292cd727e37">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1C(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021200ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#acf37d0c8f48d4759c90e0c147e92cdba">CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021100ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#acf37d0c8f48d4759c90e0c147e92cdba">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_DERR_ENA_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021100ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a67ad59e592a5ddc2eff46c2f6cfb9677">CVMX_MHBWX_ABX_SLTX_DERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_DERR_INT(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020E00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a67ad59e592a5ddc2eff46c2f6cfb9677">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_DERR_INT(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3020E00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aad207ce304a0411d432e0640b3a5cf93">CVMX_MHBWX_ABX_SLTX_DERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_DERR_INT_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021300ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aad207ce304a0411d432e0640b3a5cf93">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_DERR_INT_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021300ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a45531e3539845691a20a16254cae42ff">CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1C(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021C00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a45531e3539845691a20a16254cae42ff">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1C(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021C00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a9f5f2bdfe81fe1ef814dd6c14bca9f68">CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021B00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9f5f2bdfe81fe1ef814dd6c14bca9f68">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_FAT_ERR_ENA_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021B00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a1e23b179fc141109ebfc7ff566d9adbb">CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021A00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1e23b179fc141109ebfc7ff566d9adbb">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021A00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a21e10352c5f18ced111c55288a2cdfac">CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021D00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a21e10352c5f18ced111c55288a2cdfac">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_FAT_ERR_INT_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021D00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ad266b7e07b01ffacb3ccd4497055f1c8">CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1C(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022300ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ad266b7e07b01ffacb3ccd4497055f1c8">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1C(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022300ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ae664375e177e65fbbcf3ef0d6b284501">CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022200ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae664375e177e65fbbcf3ef0d6b284501">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_NFAT_ERR_ENA_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022200ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a04749c5f27228f41b83161e7041b3571">CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022100ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a04749c5f27228f41b83161e7041b3571">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022100ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a0d23be6e7b7c47fd855362f85e297fd2">CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT_W1S(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022400ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a0d23be6e7b7c47fd855362f85e297fd2">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_NFAT_ERR_INT_W1S(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022400ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a00461dbbc18cee6ea0eb05291d44aa96">CVMX_MHBWX_ABX_SLTX_RDERR_OFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_RDERR_OFLOW_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020F00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a00461dbbc18cee6ea0eb05291d44aa96">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_RDERR_OFLOW_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3020F00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a0f6d9b8f19e684471228ff6794cf10a4">CVMX_MHBWX_ABX_SLTX_RDERR_UFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_RDERR_UFLOW_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020F80ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a0f6d9b8f19e684471228ff6794cf10a4">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_RDERR_UFLOW_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3020F80ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a087a7ad80700c9d2bd14990995298b38">CVMX_MHBWX_ABX_SLTX_RD_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_RD_FAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021E00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a087a7ad80700c9d2bd14990995298b38">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_RD_FAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021E00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a36797d69bb256b9a5f2a61a158cf8f55">CVMX_MHBWX_ABX_SLTX_RD_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_RD_NFAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022500ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a36797d69bb256b9a5f2a61a158cf8f55">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_RD_NFAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022500ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aa2fe037aa9f6d9a7dbd5e8e46d1e4c17">CVMX_MHBWX_ABX_SLTX_WDERR_OFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_WDERR_OFLOW_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021000ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aa2fe037aa9f6d9a7dbd5e8e46d1e4c17">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_WDERR_OFLOW_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021000ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a77f41f55378ba2432a4b4683ed478cd7">CVMX_MHBWX_ABX_SLTX_WDERR_UFLOW_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_WDERR_UFLOW_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021080ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a77f41f55378ba2432a4b4683ed478cd7">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_WDERR_UFLOW_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021080ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 5) + ((c) &lt;&lt; 3))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a3311b8f903bddbff7d3885ad9860c7a1">CVMX_MHBWX_ABX_SLTX_WR_FAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_WR_FAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3021F00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a3311b8f903bddbff7d3885ad9860c7a1">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_WR_FAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3021F00ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a73525b095fad9d1aa31c811da89f6599">CVMX_MHBWX_ABX_SLTX_WR_NFAT_JTAG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 19)) &amp;&amp; ((b &lt;= 3)) &amp;&amp; ((c &lt;= 2))))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ABX_SLTX_WR_NFAT_JTAG(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022600ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a73525b095fad9d1aa31c811da89f6599">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ABX_SLTX_WR_NFAT_JTAG(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B3022600ull) + ((a) &lt;&lt; 19) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 4))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a9c2c3e45f074102584bcf98a43e525f2">CVMX_MHBWX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020000ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9c2c3e45f074102584bcf98a43e525f2">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800B3020000ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a059ba9a24f222fcde9acf5007ae9a16e">CVMX_MHBWX_DMA_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_DMA_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020028ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a059ba9a24f222fcde9acf5007ae9a16e">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_DMA_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020028ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ad5edb4316024719a21f88f29cf5917b0">CVMX_MHBWX_DMA_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_DMA_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020030ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ad5edb4316024719a21f88f29cf5917b0">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_DMA_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020030ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a3a17f43fcc97fa6e3c0f6ef7dab23cf1">CVMX_MHBWX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B302F000ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a3a17f43fcc97fa6e3c0f6ef7dab23cf1">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800B302F000ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ab5ee04c5373eaa3184672b7acbf9a43b">CVMX_MHBWX_ERR_STAT0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ERR_STAT0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022818ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ab5ee04c5373eaa3184672b7acbf9a43b">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ERR_STAT0(offset) (CVMX_ADD_IO_SEG(0x00011800B3022818ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aa5c348e2eb5270b8b3d3db13a96aa095">CVMX_MHBWX_ERR_STAT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_ERR_STAT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022820ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aa5c348e2eb5270b8b3d3db13a96aa095">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_ERR_STAT1(offset) (CVMX_ADD_IO_SEG(0x00011800B3022820ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#afc2f892039a35b8dd3ba8bb4ff8c68d5">CVMX_MHBWX_EXTX_MEM_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 7)) &amp;&amp; ((block_id &lt;= 19))))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_EXTX_MEM_BIST_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B302D000ull) + (((offset) &amp; 7) + ((block_id) &amp; 31) * 0x8000ull) * 16;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#afc2f892039a35b8dd3ba8bb4ff8c68d5">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_EXTX_MEM_BIST_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B302D000ull) + (((offset) &amp; 7) + ((block_id) &amp; 31) * 0x8000ull) * 16)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#afc9f24f16c7a0861cd377ea5a631ffe0">CVMX_MHBWX_EXTX_SFUNC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 19))))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_EXTX_SFUNC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B302D100ull) + (((offset) &amp; 3) + ((block_id) &amp; 31) * 0x8000ull) * 16;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#afc9f24f16c7a0861cd377ea5a631ffe0">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_EXTX_SFUNC(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800B302D100ull) + (((offset) &amp; 3) + ((block_id) &amp; 31) * 0x8000ull) * 16)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ab7bbeb25e80e2dcf9836b69617b76582">CVMX_MHBWX_FATAL_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_FATAL_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020038ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ab7bbeb25e80e2dcf9836b69617b76582">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_FATAL_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020038ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#acf42d6e5ea8bfb6c790146b62e206fbd">CVMX_MHBWX_FATAL_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_FATAL_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020040ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#acf42d6e5ea8bfb6c790146b62e206fbd">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_FATAL_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020040ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a54fb7d4501acc6461b6c6f6f395d899b">CVMX_MHBWX_FYI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_FYI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020100ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a54fb7d4501acc6461b6c6f6f395d899b">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_FYI(offset) (CVMX_ADD_IO_SEG(0x00011800B3020100ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a932f970fcd31fdce2584d867a5d6f67d">CVMX_MHBWX_JD_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_JD_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020008ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a932f970fcd31fdce2584d867a5d6f67d">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_JD_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800B3020008ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a6be4c97ecbe486806c1b172809402aaf">CVMX_MHBWX_JOB_COMPL_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_JOB_COMPL_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022808ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a6be4c97ecbe486806c1b172809402aaf">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_JOB_COMPL_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B3022808ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aef87df66bcdcb2b7178cd2251aa45327">CVMX_MHBWX_JOB_DROP_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_JOB_DROP_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022810ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aef87df66bcdcb2b7178cd2251aa45327">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_JOB_DROP_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B3022810ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aac670ca059110b794d3218ec4e7f05e1">CVMX_MHBWX_JOB_ENQUEUE_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_JOB_ENQUEUE_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3022800ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aac670ca059110b794d3218ec4e7f05e1">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_JOB_ENQUEUE_STAT(offset) (CVMX_ADD_IO_SEG(0x00011800B3022800ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a440813ed994568253c9ad0eafdfa5493">CVMX_MHBWX_MEM_BIST_STATUS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_BIST_STATUS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020200ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a440813ed994568253c9ad0eafdfa5493">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_BIST_STATUS0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020200ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a814d0f50b0c19b5879dfa98ff7d91117">CVMX_MHBWX_MEM_BIST_STATUS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_BIST_STATUS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020300ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a814d0f50b0c19b5879dfa98ff7d91117">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_BIST_STATUS1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020300ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a9a4c13f4748312527db4fbdd7aeb3a01">CVMX_MHBWX_MEM_COR_DIS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_COR_DIS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020800ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9a4c13f4748312527db4fbdd7aeb3a01">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_COR_DIS0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020800ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ae434c882ca7c87a8119e239fe3cf4c1b">CVMX_MHBWX_MEM_COR_DIS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_COR_DIS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020900ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae434c882ca7c87a8119e239fe3cf4c1b">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_COR_DIS1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020900ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a00813f43c7d7a6877bb07a02d5e297b5">CVMX_MHBWX_MEM_DBE0_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE0_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020410ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a00813f43c7d7a6877bb07a02d5e297b5">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE0_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B3020410ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a739acfc6bd398f7c5e4615724deaa41c">CVMX_MHBWX_MEM_DBE0_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE0_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020408ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a739acfc6bd398f7c5e4615724deaa41c">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE0_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020408ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aedce04da1f3f9114076131d35c8c47b8">CVMX_MHBWX_MEM_DBE0_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE0_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020400ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aedce04da1f3f9114076131d35c8c47b8">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE0_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B3020400ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a8838c5a999751f5dc7a68abb78155883">CVMX_MHBWX_MEM_DBE0_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE0_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020418ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a8838c5a999751f5dc7a68abb78155883">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE0_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020418ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a22669e01265f855073ff5949d4257008">CVMX_MHBWX_MEM_DBE1_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE1_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020510ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a22669e01265f855073ff5949d4257008">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE1_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B3020510ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a38b0f737206f460a182e89c74f307c42">CVMX_MHBWX_MEM_DBE1_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE1_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020508ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a38b0f737206f460a182e89c74f307c42">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE1_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020508ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a7396bf0ed58c0ab1d1c88f69898bb33e">CVMX_MHBWX_MEM_DBE1_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE1_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020500ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a7396bf0ed58c0ab1d1c88f69898bb33e">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE1_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B3020500ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aaaf87431bd82c991b1e3265527ec4e03">CVMX_MHBWX_MEM_DBE1_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_DBE1_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020518ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aaaf87431bd82c991b1e3265527ec4e03">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_DBE1_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020518ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aacb93acb07f7637b60f9fd2fc546d5b9">CVMX_MHBWX_MEM_FLIP_SYND0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_FLIP_SYND0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020A00ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aacb93acb07f7637b60f9fd2fc546d5b9">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_FLIP_SYND0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020A00ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a4200e8eff15dcc390cd62f8f1ed0ab9c">CVMX_MHBWX_MEM_FLIP_SYND1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_FLIP_SYND1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020B00ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a4200e8eff15dcc390cd62f8f1ed0ab9c">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_FLIP_SYND1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020B00ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a9881d215ae275ddd6b5e8c35ffe7765f">CVMX_MHBWX_MEM_FLIP_SYND2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_FLIP_SYND2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020C00ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9881d215ae275ddd6b5e8c35ffe7765f">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_FLIP_SYND2(offset) (CVMX_ADD_IO_SEG(0x00011800B3020C00ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a800e172d25a438fc41c9843871f6ff12">CVMX_MHBWX_MEM_FLIP_SYND3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_FLIP_SYND3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020D00ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a800e172d25a438fc41c9843871f6ff12">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_FLIP_SYND3(offset) (CVMX_ADD_IO_SEG(0x00011800B3020D00ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ac01627994dfb25c96e96119d904c0e89">CVMX_MHBWX_MEM_SBE0_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE0_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020610ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac01627994dfb25c96e96119d904c0e89">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE0_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B3020610ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a6396ab302c8b3355c108cf173e69439a">CVMX_MHBWX_MEM_SBE0_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE0_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020608ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a6396ab302c8b3355c108cf173e69439a">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE0_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020608ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a3cccc737d3d9d8ef56b737133e53f29a">CVMX_MHBWX_MEM_SBE0_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE0_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020600ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a3cccc737d3d9d8ef56b737133e53f29a">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE0_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B3020600ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a6f272637dabce96644b290aa59d74c3c">CVMX_MHBWX_MEM_SBE0_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE0_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020618ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a6f272637dabce96644b290aa59d74c3c">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE0_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020618ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ae2c2181ed390aa388796f6d7a7f20a8c">CVMX_MHBWX_MEM_SBE1_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE1_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020710ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae2c2181ed390aa388796f6d7a7f20a8c">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE1_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x00011800B3020710ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a990d523c28798b0aa98ed202db818709">CVMX_MHBWX_MEM_SBE1_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE1_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020708ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a990d523c28798b0aa98ed202db818709">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE1_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020708ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a21a87cc835ec3e02fe78fd9ab776b956">CVMX_MHBWX_MEM_SBE1_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE1_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020700ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a21a87cc835ec3e02fe78fd9ab776b956">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE1_INT(offset) (CVMX_ADD_IO_SEG(0x00011800B3020700ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ae449c9e8d9bf3e4a8bb219fe31d973d7">CVMX_MHBWX_MEM_SBE1_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_MEM_SBE1_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020718ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae449c9e8d9bf3e4a8bb219fe31d973d7">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_MEM_SBE1_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800B3020718ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#ac30413996a7566ca3460e0a5ce91d4ba">CVMX_MHBWX_NON_FATAL_ERROR_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_NON_FATAL_ERROR_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020050ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac30413996a7566ca3460e0a5ce91d4ba">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_NON_FATAL_ERROR_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020050ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a0bdba704cb35e699f4fe7739ff729529">CVMX_MHBWX_NON_FATAL_ERROR_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_NON_FATAL_ERROR_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020058ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a0bdba704cb35e699f4fe7739ff729529">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_NON_FATAL_ERROR_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020058ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a03fcfbab838adca7ee22f4bc42458952">CVMX_MHBWX_SPECIAL_FUNC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_SPECIAL_FUNC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020020ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a03fcfbab838adca7ee22f4bc42458952">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_SPECIAL_FUNC(offset) (CVMX_ADD_IO_SEG(0x00011800B3020020ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#a5ef8d80bb3f1feba8abb99a55a23cf52">CVMX_MHBWX_TIMEOUT_JCE_W0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_TIMEOUT_JCE_W0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020068ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a5ef8d80bb3f1feba8abb99a55a23cf52">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_TIMEOUT_JCE_W0(offset) (CVMX_ADD_IO_SEG(0x00011800B3020068ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mhbwx-defs_8h.html#aa9af985e9f42f618a1e5f6ebf1198a3f">CVMX_MHBWX_TIMEOUT_JCE_W1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 19)))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MHBWX_TIMEOUT_JCE_W1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3020070ull) + ((offset) &amp; 31) * 0x80000ull;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aa9af985e9f42f618a1e5f6ebf1198a3f">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MHBWX_TIMEOUT_JCE_W1(offset) (CVMX_ADD_IO_SEG(0x00011800B3020070ull) + ((offset) &amp; 31) * 0x80000ull)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00793"></a>00793 <span class="comment">/**</span>
<a name="l00794"></a>00794 <span class="comment"> * cvmx_mhbw#_ab#_slt#_cp_fat_jtag</span>
<a name="l00795"></a>00795 <span class="comment"> *</span>
<a name="l00796"></a>00796 <span class="comment"> * These registers record the job tag for HAB fatal errors and MHBW control</span>
<a name="l00797"></a>00797 <span class="comment"> * path fatal errors.  Errors are reported for the specific HAB and slot that</span>
<a name="l00798"></a>00798 <span class="comment"> * received the error.</span>
<a name="l00799"></a>00799 <span class="comment"> */</span>
<a name="l00800"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html">00800</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_fat_jtag">cvmx_mhbwx_abx_sltx_cp_fat_jtag</a> {
<a name="l00801"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html#ab4164f86fa5927d297fcafb5d0eb5e6b">00801</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html#ab4164f86fa5927d297fcafb5d0eb5e6b">u64</a>;
<a name="l00802"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html">00802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_cp_fat_jtag_s</a> {
<a name="l00803"></a>00803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a5b441d966278ad8874a3461666dc6f2f">reserved_48_63</a>               : 16;
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#aca3622e2b1ea1f4c1276e653276fc6c5">ab</a>                           : 16; <span class="comment">/**&lt; The job tag for the job that caused a HAB error. Note, in some</span>
<a name="l00806"></a>00806 <span class="comment">                                                         cases this tag might be incorrect and a HAB-specific register should</span>
<a name="l00807"></a>00807 <span class="comment">                                                         be used to determine the correct tag. */</span>
<a name="l00808"></a>00808     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a635ff6d3d04cadb870ea33e996a75ae9">jd_fetch</a>                     : 16; <span class="comment">/**&lt; The job tag for the job that had an error when fetching the job</span>
<a name="l00809"></a>00809 <span class="comment">                                                         descriptor header and subdescriptor pointers. Note this tag is only</span>
<a name="l00810"></a>00810 <span class="comment">                                                         valid for HAB 0 and slot 0. */</span>
<a name="l00811"></a>00811     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#addf428ca0a817121e32ff52583dddaee">job_sd_fetch</a>                 : 16; <span class="comment">/**&lt; Job tag for the job that had an error when fetching the job</span>
<a name="l00812"></a>00812 <span class="comment">                                                         subdescriptors. */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#else</span>
<a name="l00814"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#addf428ca0a817121e32ff52583dddaee">00814</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#addf428ca0a817121e32ff52583dddaee">job_sd_fetch</a>                 : 16;
<a name="l00815"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a635ff6d3d04cadb870ea33e996a75ae9">00815</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a635ff6d3d04cadb870ea33e996a75ae9">jd_fetch</a>                     : 16;
<a name="l00816"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#aca3622e2b1ea1f4c1276e653276fc6c5">00816</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#aca3622e2b1ea1f4c1276e653276fc6c5">ab</a>                           : 16;
<a name="l00817"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a5b441d966278ad8874a3461666dc6f2f">00817</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html#a5b441d966278ad8874a3461666dc6f2f">reserved_48_63</a>               : 16;
<a name="l00818"></a>00818 <span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html#abbacd58b7e0346c80599acf02f86761b">s</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html#a2cb0f4d2a6d7a4a8285ecfb443067ccf">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__fat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_cp_fat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html#a2cb0f4d2a6d7a4a8285ecfb443067ccf">cnf75xx</a>;
<a name="l00821"></a>00821 };
<a name="l00822"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a0589b57c1805080b43eb5f07b6d12166">00822</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_fat_jtag">cvmx_mhbwx_abx_sltx_cp_fat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_fat_jtag">cvmx_mhbwx_abx_sltx_cp_fat_jtag_t</a>;
<a name="l00823"></a>00823 <span class="comment"></span>
<a name="l00824"></a>00824 <span class="comment">/**</span>
<a name="l00825"></a>00825 <span class="comment"> * cvmx_mhbw#_ab#_slt#_cp_nfat_jtag</span>
<a name="l00826"></a>00826 <span class="comment"> *</span>
<a name="l00827"></a>00827 <span class="comment"> * These registers record the job tag for HAB nonfatal errors and MHBW control</span>
<a name="l00828"></a>00828 <span class="comment"> * path nonfatal errors.  Errors are reported for the specific HAB and slot that</span>
<a name="l00829"></a>00829 <span class="comment"> * received the error.</span>
<a name="l00830"></a>00830 <span class="comment"> */</span>
<a name="l00831"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html">00831</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_nfat_jtag">cvmx_mhbwx_abx_sltx_cp_nfat_jtag</a> {
<a name="l00832"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html#a9a3a6c0b04446df02970c429bc07e0a7">00832</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html#a9a3a6c0b04446df02970c429bc07e0a7">u64</a>;
<a name="l00833"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html">00833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_cp_nfat_jtag_s</a> {
<a name="l00834"></a>00834 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae1cb9c387e395742ee5e42688a88fd41">reserved_48_63</a>               : 16;
<a name="l00836"></a>00836     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae447244c812d634f2b6ca448c379c057">ab</a>                           : 16; <span class="comment">/**&lt; The job tag for the job that caused a HAB error. Note, in some</span>
<a name="l00837"></a>00837 <span class="comment">                                                         cases this tag might be incorrect and a HAB-specific register should</span>
<a name="l00838"></a>00838 <span class="comment">                                                         be used to determine the correct tag. */</span>
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#a8758b4a36e133e2c9ec9ddb5b86cff00">jd_fetch</a>                     : 16; <span class="comment">/**&lt; The job tag for the job that had an error when fetching the job</span>
<a name="l00840"></a>00840 <span class="comment">                                                         descriptor header and subdescriptor pointers. Note this tag is only</span>
<a name="l00841"></a>00841 <span class="comment">                                                         valid for HAB 0 and slot 0. */</span>
<a name="l00842"></a>00842     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#afb923b4efab5ebd8da59f4ae4333124c">job_sd_fetch</a>                 : 16; <span class="comment">/**&lt; Job tag for the job that had an error when fetching the job</span>
<a name="l00843"></a>00843 <span class="comment">                                                         subdescriptors. */</span>
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#afb923b4efab5ebd8da59f4ae4333124c">00845</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#afb923b4efab5ebd8da59f4ae4333124c">job_sd_fetch</a>                 : 16;
<a name="l00846"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#a8758b4a36e133e2c9ec9ddb5b86cff00">00846</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#a8758b4a36e133e2c9ec9ddb5b86cff00">jd_fetch</a>                     : 16;
<a name="l00847"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae447244c812d634f2b6ca448c379c057">00847</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae447244c812d634f2b6ca448c379c057">ab</a>                           : 16;
<a name="l00848"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae1cb9c387e395742ee5e42688a88fd41">00848</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html#ae1cb9c387e395742ee5e42688a88fd41">reserved_48_63</a>               : 16;
<a name="l00849"></a>00849 <span class="preprocessor">#endif</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html#af8d35ba7bd688c6e7b5a66729011560d">s</a>;
<a name="l00851"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html#a9f71bb4ee537b3c4a595bb86f652c351">00851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__cp__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__cp__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_cp_nfat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html#a9f71bb4ee537b3c4a595bb86f652c351">cnf75xx</a>;
<a name="l00852"></a>00852 };
<a name="l00853"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae2327772558af9030afbedc339f2190b">00853</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_nfat_jtag">cvmx_mhbwx_abx_sltx_cp_nfat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__cp__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_cp_nfat_jtag">cvmx_mhbwx_abx_sltx_cp_nfat_jtag_t</a>;
<a name="l00854"></a>00854 <span class="comment"></span>
<a name="l00855"></a>00855 <span class="comment">/**</span>
<a name="l00856"></a>00856 <span class="comment"> * cvmx_mhbw#_ab#_slt#_debug0</span>
<a name="l00857"></a>00857 <span class="comment"> */</span>
<a name="l00858"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html">00858</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html" title="cvmx_mhbw::_ab::_slt::_debug0">cvmx_mhbwx_abx_sltx_debug0</a> {
<a name="l00859"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html#aa0a842048ad7ce8c79d4873f831e1f28">00859</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html#aa0a842048ad7ce8c79d4873f831e1f28">u64</a>;
<a name="l00860"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html">cvmx_mhbwx_abx_sltx_debug0_s</a> {
<a name="l00861"></a>00861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0b9d1977f662638d7c3184a44f73acbc">ferr</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00863"></a>00863     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a35267be45e498a9e37f8915eb2f1a639">nferr</a>                        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00864"></a>00864     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#adafda57a62957bab22840f631cd06b3d">derr</a>                         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00865"></a>00865     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a13c331c87e563eabdb15066ec74a98e1">db1err</a>                       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00866"></a>00866     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a85287583838e1a18d6cd952154b3abf5">db0err</a>                       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00867"></a>00867     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a68e72563cd329260638c0aa1ee2a555b">sb1err</a>                       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00868"></a>00868     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#aa6a0f29101d53965f4bf8656b7b07c00">sb0err</a>                       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00869"></a>00869     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a2aa645a64a07ae581f6b15c094a5e21d">reserved_16_56</a>               : 41;
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0873fb6e57879f603cdbdb3f2fbec44a">job_id</a>                       : 16; <span class="comment">/**&lt; N/A */</span>
<a name="l00871"></a>00871 <span class="preprocessor">#else</span>
<a name="l00872"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0873fb6e57879f603cdbdb3f2fbec44a">00872</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0873fb6e57879f603cdbdb3f2fbec44a">job_id</a>                       : 16;
<a name="l00873"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a2aa645a64a07ae581f6b15c094a5e21d">00873</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a2aa645a64a07ae581f6b15c094a5e21d">reserved_16_56</a>               : 41;
<a name="l00874"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#aa6a0f29101d53965f4bf8656b7b07c00">00874</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#aa6a0f29101d53965f4bf8656b7b07c00">sb0err</a>                       : 1;
<a name="l00875"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a68e72563cd329260638c0aa1ee2a555b">00875</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a68e72563cd329260638c0aa1ee2a555b">sb1err</a>                       : 1;
<a name="l00876"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a85287583838e1a18d6cd952154b3abf5">00876</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a85287583838e1a18d6cd952154b3abf5">db0err</a>                       : 1;
<a name="l00877"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a13c331c87e563eabdb15066ec74a98e1">00877</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a13c331c87e563eabdb15066ec74a98e1">db1err</a>                       : 1;
<a name="l00878"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#adafda57a62957bab22840f631cd06b3d">00878</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#adafda57a62957bab22840f631cd06b3d">derr</a>                         : 1;
<a name="l00879"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a35267be45e498a9e37f8915eb2f1a639">00879</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a35267be45e498a9e37f8915eb2f1a639">nferr</a>                        : 1;
<a name="l00880"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0b9d1977f662638d7c3184a44f73acbc">00880</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html#a0b9d1977f662638d7c3184a44f73acbc">ferr</a>                         : 1;
<a name="l00881"></a>00881 <span class="preprocessor">#endif</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html#aa6a9a3a719d75cd5b147a2d39b0b4467">s</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html#ac8c9d86cdba5ade7a475214dbe785f59">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__debug0_1_1cvmx__mhbwx__abx__sltx__debug0__s.html">cvmx_mhbwx_abx_sltx_debug0_s</a>   <a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html#ac8c9d86cdba5ade7a475214dbe785f59">cnf75xx</a>;
<a name="l00884"></a>00884 };
<a name="l00885"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a455ce63e95c329231ff6fc9207d045f6">00885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html" title="cvmx_mhbw::_ab::_slt::_debug0">cvmx_mhbwx_abx_sltx_debug0</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__debug0.html" title="cvmx_mhbw::_ab::_slt::_debug0">cvmx_mhbwx_abx_sltx_debug0_t</a>;
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">/**</span>
<a name="l00888"></a>00888 <span class="comment"> * cvmx_mhbw#_ab#_slt#_derr_ena_w1c</span>
<a name="l00889"></a>00889 <span class="comment"> */</span>
<a name="l00890"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html">00890</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1c">cvmx_mhbwx_abx_sltx_derr_ena_w1c</a> {
<a name="l00891"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html#a674f36c22840d24a1ff9298d991e4f3f">00891</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html#a674f36c22840d24a1ff9298d991e4f3f">u64</a>;
<a name="l00892"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html">00892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_derr_ena_w1c_s</a> {
<a name="l00893"></a>00893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab73d872f540e1c863165d6bc5b611ed1">reserved_16_63</a>               : 48;
<a name="l00895"></a>00895     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a4f3aed87b8528495808ee9a6ce9ef82b">wr_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 3. */</span>
<a name="l00896"></a>00896     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a24e31f96a677790b207d38b0a489de5c">wr_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 2. */</span>
<a name="l00897"></a>00897     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aee54f0a359243abbaed64fbfeb8c66e0">wr_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 1. */</span>
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7b6a10f93963a96c01c8bab29460ce9f">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 0. */</span>
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af8d2f9af104fea72cce01c7dbd70a41b">wr_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 3. */</span>
<a name="l00900"></a>00900     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a09889d01fb2e52c3b608571208f538fc">wr_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 2. */</span>
<a name="l00901"></a>00901     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7224d802d61641047e6b9dab153bb3ab">wr_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 1. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a3e46bdd4d31f19db7f9e5851fa65d236">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 0. */</span>
<a name="l00903"></a>00903     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab11fd9a47058f7aab9294e4879172d58">rd_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 3. */</span>
<a name="l00904"></a>00904     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a2ce57042b97868e605dc5c65a7ee3252">rd_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 2. */</span>
<a name="l00905"></a>00905     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7af87cb825abd5ffa6f7bda9ecb02340">rd_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 1. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aa16fa4d9d0b65cc7628cf1f2c82e05da">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 0. */</span>
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a77ff378a00991ade7aa28d2d8764725b">rd_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 3. */</span>
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aca47e1d921a14c67a551d26e9671d25e">rd_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 2. */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af685f8a55233cbaf9f27870cb5062cf0">rd_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 1. */</span>
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a6cab303329b62b11b7a6e96b37f4e4b8">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 0. */</span>
<a name="l00911"></a>00911 <span class="preprocessor">#else</span>
<a name="l00912"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a6cab303329b62b11b7a6e96b37f4e4b8">00912</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a6cab303329b62b11b7a6e96b37f4e4b8">rd_dma_oflow_port0</a>           : 1;
<a name="l00913"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af685f8a55233cbaf9f27870cb5062cf0">00913</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af685f8a55233cbaf9f27870cb5062cf0">rd_dma_oflow_port1</a>           : 1;
<a name="l00914"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aca47e1d921a14c67a551d26e9671d25e">00914</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aca47e1d921a14c67a551d26e9671d25e">rd_dma_oflow_port2</a>           : 1;
<a name="l00915"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a77ff378a00991ade7aa28d2d8764725b">00915</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a77ff378a00991ade7aa28d2d8764725b">rd_dma_oflow_port3</a>           : 1;
<a name="l00916"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aa16fa4d9d0b65cc7628cf1f2c82e05da">00916</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aa16fa4d9d0b65cc7628cf1f2c82e05da">rd_dma_uflow_port0</a>           : 1;
<a name="l00917"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7af87cb825abd5ffa6f7bda9ecb02340">00917</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7af87cb825abd5ffa6f7bda9ecb02340">rd_dma_uflow_port1</a>           : 1;
<a name="l00918"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a2ce57042b97868e605dc5c65a7ee3252">00918</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a2ce57042b97868e605dc5c65a7ee3252">rd_dma_uflow_port2</a>           : 1;
<a name="l00919"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab11fd9a47058f7aab9294e4879172d58">00919</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab11fd9a47058f7aab9294e4879172d58">rd_dma_uflow_port3</a>           : 1;
<a name="l00920"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a3e46bdd4d31f19db7f9e5851fa65d236">00920</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a3e46bdd4d31f19db7f9e5851fa65d236">wr_dma_oflow_port0</a>           : 1;
<a name="l00921"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7224d802d61641047e6b9dab153bb3ab">00921</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7224d802d61641047e6b9dab153bb3ab">wr_dma_oflow_port1</a>           : 1;
<a name="l00922"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a09889d01fb2e52c3b608571208f538fc">00922</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a09889d01fb2e52c3b608571208f538fc">wr_dma_oflow_port2</a>           : 1;
<a name="l00923"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af8d2f9af104fea72cce01c7dbd70a41b">00923</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#af8d2f9af104fea72cce01c7dbd70a41b">wr_dma_oflow_port3</a>           : 1;
<a name="l00924"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7b6a10f93963a96c01c8bab29460ce9f">00924</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a7b6a10f93963a96c01c8bab29460ce9f">wr_dma_uflow_port0</a>           : 1;
<a name="l00925"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aee54f0a359243abbaed64fbfeb8c66e0">00925</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#aee54f0a359243abbaed64fbfeb8c66e0">wr_dma_uflow_port1</a>           : 1;
<a name="l00926"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a24e31f96a677790b207d38b0a489de5c">00926</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a24e31f96a677790b207d38b0a489de5c">wr_dma_uflow_port2</a>           : 1;
<a name="l00927"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a4f3aed87b8528495808ee9a6ce9ef82b">00927</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#a4f3aed87b8528495808ee9a6ce9ef82b">wr_dma_uflow_port3</a>           : 1;
<a name="l00928"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab73d872f540e1c863165d6bc5b611ed1">00928</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html#ab73d872f540e1c863165d6bc5b611ed1">reserved_16_63</a>               : 48;
<a name="l00929"></a>00929 <span class="preprocessor">#endif</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html#aaa44b941ee97b1d33459993b57b09937">s</a>;
<a name="l00931"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html#a15c5aee69e8c2f7af3de78fb0eaf5180">00931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1c_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_derr_ena_w1c_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html#a15c5aee69e8c2f7af3de78fb0eaf5180">cnf75xx</a>;
<a name="l00932"></a>00932 };
<a name="l00933"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a79a2f1f2a04fc489f400a6717097f30d">00933</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1c">cvmx_mhbwx_abx_sltx_derr_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1c">cvmx_mhbwx_abx_sltx_derr_ena_w1c_t</a>;
<a name="l00934"></a>00934 <span class="comment"></span>
<a name="l00935"></a>00935 <span class="comment">/**</span>
<a name="l00936"></a>00936 <span class="comment"> * cvmx_mhbw#_ab#_slt#_derr_ena_w1s</span>
<a name="l00937"></a>00937 <span class="comment"> */</span>
<a name="l00938"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html">00938</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1s">cvmx_mhbwx_abx_sltx_derr_ena_w1s</a> {
<a name="l00939"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html#ad9a32b01519339911eb7f19ccc74e158">00939</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html#ad9a32b01519339911eb7f19ccc74e158">u64</a>;
<a name="l00940"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html">00940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_derr_ena_w1s_s</a> {
<a name="l00941"></a>00941 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a67d61e26156b1de090c9e07281a1abdd">reserved_16_63</a>               : 48;
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9b7a83d1d24838b035778a4dcb15b265">wr_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 3. */</span>
<a name="l00944"></a>00944     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9faa06213a528f9751260c08ad361138">wr_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 2. */</span>
<a name="l00945"></a>00945     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a511120a44f46deb9537c32bc663e0834">wr_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 1. */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abbc6f0e990ff1ea6f44d46c9a8fa0235">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 0. */</span>
<a name="l00947"></a>00947     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0552bfbfcda007752735a297529157de">wr_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 3. */</span>
<a name="l00948"></a>00948     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5a27e4b5f280652f58f42d9f78f3b74">wr_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 2. */</span>
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0f5aa2484b1dfe3193a5c327684b4607">wr_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 1. */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a26e3c29d43bc99c56ea691543f443b54">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 0. */</span>
<a name="l00951"></a>00951     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5477939b06bcad3a9239918c1b0310b">rd_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 3. */</span>
<a name="l00952"></a>00952     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a47f2a3cd5c7d2ef45a0ea1c26d4181f0">rd_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 2. */</span>
<a name="l00953"></a>00953     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ad1fa5c9e3c08137ee9a7b6f406162b5f">rd_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 1. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a451d44cb8a64c5c91b4d120e6678d255">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 0. */</span>
<a name="l00955"></a>00955     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a3fb7d4dc73fd14e81ee7f0306bd5691f">rd_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 3. */</span>
<a name="l00956"></a>00956     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a6322f99d30e75729be060005a17baefb">rd_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 2. */</span>
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ae5e4fc896f8ee883969df57467299395">rd_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 1. */</span>
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abc8d71a13207d3a51d3800b773672d9b">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 0. */</span>
<a name="l00959"></a>00959 <span class="preprocessor">#else</span>
<a name="l00960"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abc8d71a13207d3a51d3800b773672d9b">00960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abc8d71a13207d3a51d3800b773672d9b">rd_dma_oflow_port0</a>           : 1;
<a name="l00961"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ae5e4fc896f8ee883969df57467299395">00961</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ae5e4fc896f8ee883969df57467299395">rd_dma_oflow_port1</a>           : 1;
<a name="l00962"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a6322f99d30e75729be060005a17baefb">00962</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a6322f99d30e75729be060005a17baefb">rd_dma_oflow_port2</a>           : 1;
<a name="l00963"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a3fb7d4dc73fd14e81ee7f0306bd5691f">00963</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a3fb7d4dc73fd14e81ee7f0306bd5691f">rd_dma_oflow_port3</a>           : 1;
<a name="l00964"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a451d44cb8a64c5c91b4d120e6678d255">00964</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a451d44cb8a64c5c91b4d120e6678d255">rd_dma_uflow_port0</a>           : 1;
<a name="l00965"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ad1fa5c9e3c08137ee9a7b6f406162b5f">00965</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ad1fa5c9e3c08137ee9a7b6f406162b5f">rd_dma_uflow_port1</a>           : 1;
<a name="l00966"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a47f2a3cd5c7d2ef45a0ea1c26d4181f0">00966</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a47f2a3cd5c7d2ef45a0ea1c26d4181f0">rd_dma_uflow_port2</a>           : 1;
<a name="l00967"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5477939b06bcad3a9239918c1b0310b">00967</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5477939b06bcad3a9239918c1b0310b">rd_dma_uflow_port3</a>           : 1;
<a name="l00968"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a26e3c29d43bc99c56ea691543f443b54">00968</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a26e3c29d43bc99c56ea691543f443b54">wr_dma_oflow_port0</a>           : 1;
<a name="l00969"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0f5aa2484b1dfe3193a5c327684b4607">00969</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0f5aa2484b1dfe3193a5c327684b4607">wr_dma_oflow_port1</a>           : 1;
<a name="l00970"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5a27e4b5f280652f58f42d9f78f3b74">00970</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#ac5a27e4b5f280652f58f42d9f78f3b74">wr_dma_oflow_port2</a>           : 1;
<a name="l00971"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0552bfbfcda007752735a297529157de">00971</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a0552bfbfcda007752735a297529157de">wr_dma_oflow_port3</a>           : 1;
<a name="l00972"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abbc6f0e990ff1ea6f44d46c9a8fa0235">00972</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#abbc6f0e990ff1ea6f44d46c9a8fa0235">wr_dma_uflow_port0</a>           : 1;
<a name="l00973"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a511120a44f46deb9537c32bc663e0834">00973</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a511120a44f46deb9537c32bc663e0834">wr_dma_uflow_port1</a>           : 1;
<a name="l00974"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9faa06213a528f9751260c08ad361138">00974</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9faa06213a528f9751260c08ad361138">wr_dma_uflow_port2</a>           : 1;
<a name="l00975"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9b7a83d1d24838b035778a4dcb15b265">00975</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a9b7a83d1d24838b035778a4dcb15b265">wr_dma_uflow_port3</a>           : 1;
<a name="l00976"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a67d61e26156b1de090c9e07281a1abdd">00976</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html#a67d61e26156b1de090c9e07281a1abdd">reserved_16_63</a>               : 48;
<a name="l00977"></a>00977 <span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html#ab9d30d7605247ec83307b40e53a4485b">s</a>;
<a name="l00979"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html#aa5dbab80dd871535b20fb4eb17e2708d">00979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__ena__w1s_1_1cvmx__mhbwx__abx__sltx__derr__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_derr_ena_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html#aa5dbab80dd871535b20fb4eb17e2708d">cnf75xx</a>;
<a name="l00980"></a>00980 };
<a name="l00981"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#adafd06a8c435a180b58cd48912ac3eb4">00981</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1s">cvmx_mhbwx_abx_sltx_derr_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_ena_w1s">cvmx_mhbwx_abx_sltx_derr_ena_w1s_t</a>;
<a name="l00982"></a>00982 <span class="comment"></span>
<a name="l00983"></a>00983 <span class="comment">/**</span>
<a name="l00984"></a>00984 <span class="comment"> * cvmx_mhbw#_ab#_slt#_derr_int</span>
<a name="l00985"></a>00985 <span class="comment"> *</span>
<a name="l00986"></a>00986 <span class="comment"> * These registers record DMA overflow/underflow errors. There is one</span>
<a name="l00987"></a>00987 <span class="comment"> * register for each job slot (SLT(0..2)) in each HAB (AB(0..3)) in each MHAB</span>
<a name="l00988"></a>00988 <span class="comment"> * (MHBW(0..19)). Note that registers only exist for the number of HABs and</span>
<a name="l00989"></a>00989 <span class="comment"> * slots in each specific MHAB.</span>
<a name="l00990"></a>00990 <span class="comment"> *</span>
<a name="l00991"></a>00991 <span class="comment"> * When an error occurs, the job tag is recorded in one of the following</span>
<a name="l00992"></a>00992 <span class="comment"> * registers:</span>
<a name="l00993"></a>00993 <span class="comment"> *</span>
<a name="l00994"></a>00994 <span class="comment"> * _ Read overflow: MHBW()_AB()_SLT()_RDERR_OFLOW_JTAG</span>
<a name="l00995"></a>00995 <span class="comment"> *</span>
<a name="l00996"></a>00996 <span class="comment"> * _ Read underflow: MHBW()_AB()_SLT()_RDERR_UFLOW_JTAG</span>
<a name="l00997"></a>00997 <span class="comment"> *</span>
<a name="l00998"></a>00998 <span class="comment"> * _ Write overflow: MHBW()_AB()_SLT()_WDERR_OFLOW_JTAG</span>
<a name="l00999"></a>00999 <span class="comment"> *</span>
<a name="l01000"></a>01000 <span class="comment"> * _ Write underflow: MHBW()_AB()_SLT()_WDERR_UFLOW_JTAG</span>
<a name="l01001"></a>01001 <span class="comment"> *</span>
<a name="l01002"></a>01002 <span class="comment"> * In some cases, read overflow/underflow errors are recorded for the wrong</span>
<a name="l01003"></a>01003 <span class="comment"> * slot, and the wrong job tag is recorded.  In these cases, the correct job</span>
<a name="l01004"></a>01004 <span class="comment"> * tag should be available in the HAB_ERROR_SOURCE0 register for the given</span>
<a name="l01005"></a>01005 <span class="comment"> * HAB.</span>
<a name="l01006"></a>01006 <span class="comment"> *</span>
<a name="l01007"></a>01007 <span class="comment"> * When an error occurs, the MHAB sends a DMA error message to PSM which then</span>
<a name="l01008"></a>01008 <span class="comment"> * triggers an interrupt, if enabled. In addition, the MHBW sends the command</span>
<a name="l01009"></a>01009 <span class="comment"> * specified by &lt;MHBW()_DMA_ERROR_JCE_W1,MHBW()_DMA_ERROR_JCE_W0&gt;</span>
<a name="l01010"></a>01010 <span class="comment"> * to the PSM.</span>
<a name="l01011"></a>01011 <span class="comment"> */</span>
<a name="l01012"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html">01012</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html" title="cvmx_mhbw::_ab::_slt::_derr_int">cvmx_mhbwx_abx_sltx_derr_int</a> {
<a name="l01013"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html#a0c82a0e0af231599cfa0eae0f716d8d1">01013</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html#a0c82a0e0af231599cfa0eae0f716d8d1">u64</a>;
<a name="l01014"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html">01014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html">cvmx_mhbwx_abx_sltx_derr_int_s</a> {
<a name="l01015"></a>01015 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ac1b0fcc616c6dc2f426c368be99c31b6">reserved_16_63</a>               : 48;
<a name="l01017"></a>01017     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a227961a3b538c52f59a4ee05ca573f80">wr_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 3. */</span>
<a name="l01018"></a>01018     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7a0bbdcbc545cffe6f00143721f291c8">wr_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 2. */</span>
<a name="l01019"></a>01019     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad7fca4880ed41b9d861a41d18697fc81">wr_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 1. */</span>
<a name="l01020"></a>01020     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a94df567cb3688c4bc2ddc041158199fe">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 0. */</span>
<a name="l01021"></a>01021     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7ac3f6d72f9675dd50227a90b778b61e">wr_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 3. */</span>
<a name="l01022"></a>01022     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad508cf1fd8c2e2e9a6d255123eeea902">wr_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 2. */</span>
<a name="l01023"></a>01023     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#afc809087614461a3466f86fd385f4f00">wr_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 1. */</span>
<a name="l01024"></a>01024     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad286d2ae8092a1e1afb88720b5f97361">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 0. */</span>
<a name="l01025"></a>01025     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#af0b2aca380166834d0c2d370f5a6c34e">rd_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 3. */</span>
<a name="l01026"></a>01026     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a38ee141be2e1ecd395475ed9f8101ca9">rd_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 2. */</span>
<a name="l01027"></a>01027     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a5cc1d77894cf321960a350d55dff3f46">rd_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 1. */</span>
<a name="l01028"></a>01028     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a4f86e22a114e45c30f40bdc0bdfe2736">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 0. */</span>
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1c0fbe4378938c838fde68d1e8877aaf">rd_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 3. */</span>
<a name="l01030"></a>01030     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a89ed985a86193e73106d12a5c94ac4ed">rd_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 2. */</span>
<a name="l01031"></a>01031     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a325e8b6c2499285ddc776a4e33d140a3">rd_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 1. */</span>
<a name="l01032"></a>01032     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1b3f83a51b611163b458c8494a8a1245">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 0. */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#else</span>
<a name="l01034"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1b3f83a51b611163b458c8494a8a1245">01034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1b3f83a51b611163b458c8494a8a1245">rd_dma_oflow_port0</a>           : 1;
<a name="l01035"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a325e8b6c2499285ddc776a4e33d140a3">01035</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a325e8b6c2499285ddc776a4e33d140a3">rd_dma_oflow_port1</a>           : 1;
<a name="l01036"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a89ed985a86193e73106d12a5c94ac4ed">01036</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a89ed985a86193e73106d12a5c94ac4ed">rd_dma_oflow_port2</a>           : 1;
<a name="l01037"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1c0fbe4378938c838fde68d1e8877aaf">01037</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a1c0fbe4378938c838fde68d1e8877aaf">rd_dma_oflow_port3</a>           : 1;
<a name="l01038"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a4f86e22a114e45c30f40bdc0bdfe2736">01038</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a4f86e22a114e45c30f40bdc0bdfe2736">rd_dma_uflow_port0</a>           : 1;
<a name="l01039"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a5cc1d77894cf321960a350d55dff3f46">01039</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a5cc1d77894cf321960a350d55dff3f46">rd_dma_uflow_port1</a>           : 1;
<a name="l01040"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a38ee141be2e1ecd395475ed9f8101ca9">01040</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a38ee141be2e1ecd395475ed9f8101ca9">rd_dma_uflow_port2</a>           : 1;
<a name="l01041"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#af0b2aca380166834d0c2d370f5a6c34e">01041</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#af0b2aca380166834d0c2d370f5a6c34e">rd_dma_uflow_port3</a>           : 1;
<a name="l01042"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad286d2ae8092a1e1afb88720b5f97361">01042</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad286d2ae8092a1e1afb88720b5f97361">wr_dma_oflow_port0</a>           : 1;
<a name="l01043"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#afc809087614461a3466f86fd385f4f00">01043</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#afc809087614461a3466f86fd385f4f00">wr_dma_oflow_port1</a>           : 1;
<a name="l01044"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad508cf1fd8c2e2e9a6d255123eeea902">01044</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad508cf1fd8c2e2e9a6d255123eeea902">wr_dma_oflow_port2</a>           : 1;
<a name="l01045"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7ac3f6d72f9675dd50227a90b778b61e">01045</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7ac3f6d72f9675dd50227a90b778b61e">wr_dma_oflow_port3</a>           : 1;
<a name="l01046"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a94df567cb3688c4bc2ddc041158199fe">01046</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a94df567cb3688c4bc2ddc041158199fe">wr_dma_uflow_port0</a>           : 1;
<a name="l01047"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad7fca4880ed41b9d861a41d18697fc81">01047</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ad7fca4880ed41b9d861a41d18697fc81">wr_dma_uflow_port1</a>           : 1;
<a name="l01048"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7a0bbdcbc545cffe6f00143721f291c8">01048</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a7a0bbdcbc545cffe6f00143721f291c8">wr_dma_uflow_port2</a>           : 1;
<a name="l01049"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a227961a3b538c52f59a4ee05ca573f80">01049</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#a227961a3b538c52f59a4ee05ca573f80">wr_dma_uflow_port3</a>           : 1;
<a name="l01050"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ac1b0fcc616c6dc2f426c368be99c31b6">01050</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html#ac1b0fcc616c6dc2f426c368be99c31b6">reserved_16_63</a>               : 48;
<a name="l01051"></a>01051 <span class="preprocessor">#endif</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html#a891f85e397d0bd4c7492c397d9eb69b1">s</a>;
<a name="l01053"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html#ac8cb4cf15b88e9d21828655f9725f613">01053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int_1_1cvmx__mhbwx__abx__sltx__derr__int__s.html">cvmx_mhbwx_abx_sltx_derr_int_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html#ac8cb4cf15b88e9d21828655f9725f613">cnf75xx</a>;
<a name="l01054"></a>01054 };
<a name="l01055"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a54602a89040733838be03d7a798ec8b3">01055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html" title="cvmx_mhbw::_ab::_slt::_derr_int">cvmx_mhbwx_abx_sltx_derr_int</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int.html" title="cvmx_mhbw::_ab::_slt::_derr_int">cvmx_mhbwx_abx_sltx_derr_int_t</a>;
<a name="l01056"></a>01056 <span class="comment"></span>
<a name="l01057"></a>01057 <span class="comment">/**</span>
<a name="l01058"></a>01058 <span class="comment"> * cvmx_mhbw#_ab#_slt#_derr_int_w1s</span>
<a name="l01059"></a>01059 <span class="comment"> */</span>
<a name="l01060"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html">01060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_int_w1s">cvmx_mhbwx_abx_sltx_derr_int_w1s</a> {
<a name="l01061"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html#a4982e8fe9bf969779bc699a2bb413666">01061</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html#a4982e8fe9bf969779bc699a2bb413666">u64</a>;
<a name="l01062"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html">01062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html">cvmx_mhbwx_abx_sltx_derr_int_w1s_s</a> {
<a name="l01063"></a>01063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#aed94316f0c0921f9e698ac3b1c0e9e50">reserved_16_63</a>               : 48;
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a33c2f8947ada2ce5f154f2dee68db761">wr_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 3. */</span>
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a9cce83425b806a10036cd460ea58321f">wr_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 2. */</span>
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac83066f3bac7c87fd41028911b3858d6">wr_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 1. */</span>
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ab8fb77e10e3c11e18b22395bce6a86ea">wr_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Write underflow error on write port 0. */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a56a89a7d23bbabc9187cafefd0494988">wr_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 3. */</span>
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a47ead2d6616716e1d22ac52eafc302e1">wr_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 2. */</span>
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8842720cd42572bed3f009745f2c44da">wr_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 1. */</span>
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a35fbceb5053d54e54171345e5003e7ef">wr_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Write overflow error on write port 0. */</span>
<a name="l01073"></a>01073     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#af49a3aa35b2429d51e6b8ab38c70adff">rd_dma_uflow_port3</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 3. */</span>
<a name="l01074"></a>01074     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a478cc3b9bc0f4c68c19f1af42e9ff274">rd_dma_uflow_port2</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 2. */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a1c09bdcfc23f1bcd7d8fd67afb291425">rd_dma_uflow_port1</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 1. */</span>
<a name="l01076"></a>01076     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a25605107537dfc5b60fe5c359ff36b03">rd_dma_uflow_port0</a>           : 1;  <span class="comment">/**&lt; Read underflow on read port 0. */</span>
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac7daa8b36cc800f68abdf7e0dfbf152d">rd_dma_oflow_port3</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 3. */</span>
<a name="l01078"></a>01078     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8cbe4f8a6ea45fa0e5d6964b6c4b24e2">rd_dma_oflow_port2</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 2. */</span>
<a name="l01079"></a>01079     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a28d577bc563c556de2e6c7ccb0ffb3e2">rd_dma_oflow_port1</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 1. */</span>
<a name="l01080"></a>01080     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a4471784a26c59c70d8baaab06276e28f">rd_dma_oflow_port0</a>           : 1;  <span class="comment">/**&lt; Read overflow on read port 0. */</span>
<a name="l01081"></a>01081 <span class="preprocessor">#else</span>
<a name="l01082"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a4471784a26c59c70d8baaab06276e28f">01082</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a4471784a26c59c70d8baaab06276e28f">rd_dma_oflow_port0</a>           : 1;
<a name="l01083"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a28d577bc563c556de2e6c7ccb0ffb3e2">01083</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a28d577bc563c556de2e6c7ccb0ffb3e2">rd_dma_oflow_port1</a>           : 1;
<a name="l01084"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8cbe4f8a6ea45fa0e5d6964b6c4b24e2">01084</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8cbe4f8a6ea45fa0e5d6964b6c4b24e2">rd_dma_oflow_port2</a>           : 1;
<a name="l01085"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac7daa8b36cc800f68abdf7e0dfbf152d">01085</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac7daa8b36cc800f68abdf7e0dfbf152d">rd_dma_oflow_port3</a>           : 1;
<a name="l01086"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a25605107537dfc5b60fe5c359ff36b03">01086</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a25605107537dfc5b60fe5c359ff36b03">rd_dma_uflow_port0</a>           : 1;
<a name="l01087"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a1c09bdcfc23f1bcd7d8fd67afb291425">01087</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a1c09bdcfc23f1bcd7d8fd67afb291425">rd_dma_uflow_port1</a>           : 1;
<a name="l01088"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a478cc3b9bc0f4c68c19f1af42e9ff274">01088</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a478cc3b9bc0f4c68c19f1af42e9ff274">rd_dma_uflow_port2</a>           : 1;
<a name="l01089"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#af49a3aa35b2429d51e6b8ab38c70adff">01089</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#af49a3aa35b2429d51e6b8ab38c70adff">rd_dma_uflow_port3</a>           : 1;
<a name="l01090"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a35fbceb5053d54e54171345e5003e7ef">01090</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a35fbceb5053d54e54171345e5003e7ef">wr_dma_oflow_port0</a>           : 1;
<a name="l01091"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8842720cd42572bed3f009745f2c44da">01091</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8842720cd42572bed3f009745f2c44da">wr_dma_oflow_port1</a>           : 1;
<a name="l01092"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a47ead2d6616716e1d22ac52eafc302e1">01092</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a47ead2d6616716e1d22ac52eafc302e1">wr_dma_oflow_port2</a>           : 1;
<a name="l01093"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a56a89a7d23bbabc9187cafefd0494988">01093</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a56a89a7d23bbabc9187cafefd0494988">wr_dma_oflow_port3</a>           : 1;
<a name="l01094"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ab8fb77e10e3c11e18b22395bce6a86ea">01094</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ab8fb77e10e3c11e18b22395bce6a86ea">wr_dma_uflow_port0</a>           : 1;
<a name="l01095"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac83066f3bac7c87fd41028911b3858d6">01095</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac83066f3bac7c87fd41028911b3858d6">wr_dma_uflow_port1</a>           : 1;
<a name="l01096"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a9cce83425b806a10036cd460ea58321f">01096</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a9cce83425b806a10036cd460ea58321f">wr_dma_uflow_port2</a>           : 1;
<a name="l01097"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a33c2f8947ada2ce5f154f2dee68db761">01097</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a33c2f8947ada2ce5f154f2dee68db761">wr_dma_uflow_port3</a>           : 1;
<a name="l01098"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#aed94316f0c0921f9e698ac3b1c0e9e50">01098</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#aed94316f0c0921f9e698ac3b1c0e9e50">reserved_16_63</a>               : 48;
<a name="l01099"></a>01099 <span class="preprocessor">#endif</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html#aeb9b0aa61e6c5fdc36a524be2fd9ed86">s</a>;
<a name="l01101"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html#a1319f95b788824ae6bc6b1e1accb4c86">01101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html">cvmx_mhbwx_abx_sltx_derr_int_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html#a1319f95b788824ae6bc6b1e1accb4c86">cnf75xx</a>;
<a name="l01102"></a>01102 };
<a name="l01103"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aca847dc89b5df10d16f4f3073c0cf2e7">01103</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_int_w1s">cvmx_mhbwx_abx_sltx_derr_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_derr_int_w1s">cvmx_mhbwx_abx_sltx_derr_int_w1s_t</a>;
<a name="l01104"></a>01104 <span class="comment"></span>
<a name="l01105"></a>01105 <span class="comment">/**</span>
<a name="l01106"></a>01106 <span class="comment"> * cvmx_mhbw#_ab#_slt#_fat_err_ena_w1c</span>
<a name="l01107"></a>01107 <span class="comment"> */</span>
<a name="l01108"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html">01108</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1c">cvmx_mhbwx_abx_sltx_fat_err_ena_w1c</a> {
<a name="l01109"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html#af1ec1e286664bb3bbc93f68f55b59723">01109</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html#af1ec1e286664bb3bbc93f68f55b59723">u64</a>;
<a name="l01110"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html">01110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_fat_err_ena_w1c_s</a> {
<a name="l01111"></a>01111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a241a1d5a9c28396ea72216695905f881">reserved_19_63</a>               : 45;
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#af0d44ba48b0ea1831188662d8c6ee11a">ab</a>                           : 1;  <span class="comment">/**&lt; Fatal error reported by the HAB. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8752e50e30c3e533f1bdfce9f5cc3661">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01115"></a>01115 <span class="comment">                                                         response with a fatal error.  Note that these errors are always</span>
<a name="l01116"></a>01116 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01117"></a>01117     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a67c9b42cb1a282e55d6a8d4d725911bf">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a fatal error. */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#acdbf8cd5b83062b7217ff98bcb19ab4e">reserved_12_15</a>               : 4;
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a42bd4634fcc7ab17dee35b3704edd369">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 3. */</span>
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#abdac208cec7c2f7f16eb757c05072103">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 2. */</span>
<a name="l01121"></a>01121     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#aa8afd74ccf727fced386eec1f85c4c53">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 1. */</span>
<a name="l01122"></a>01122     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ad15a2eb86b36791cc8c3a5941c56ad13">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 0. */</span>
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9c8dd507aee770ba29147fd52018c88">reserved_4_7</a>                 : 4;
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a85d049021e7ff2e336ab0ebfb54cdca4">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 3. */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9dfa6936b21aa84c56e78abfe78ded8">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 2. */</span>
<a name="l01126"></a>01126     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a5a304683535d3853b32cd784bcacbd6e">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 1. */</span>
<a name="l01127"></a>01127     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8af11c88f3f883ed2f9a5279e4278332">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 0. */</span>
<a name="l01128"></a>01128 <span class="preprocessor">#else</span>
<a name="l01129"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8af11c88f3f883ed2f9a5279e4278332">01129</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8af11c88f3f883ed2f9a5279e4278332">rd_dma_port0</a>                 : 1;
<a name="l01130"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a5a304683535d3853b32cd784bcacbd6e">01130</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a5a304683535d3853b32cd784bcacbd6e">rd_dma_port1</a>                 : 1;
<a name="l01131"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9dfa6936b21aa84c56e78abfe78ded8">01131</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9dfa6936b21aa84c56e78abfe78ded8">rd_dma_port2</a>                 : 1;
<a name="l01132"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a85d049021e7ff2e336ab0ebfb54cdca4">01132</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a85d049021e7ff2e336ab0ebfb54cdca4">rd_dma_port3</a>                 : 1;
<a name="l01133"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9c8dd507aee770ba29147fd52018c88">01133</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ab9c8dd507aee770ba29147fd52018c88">reserved_4_7</a>                 : 4;
<a name="l01134"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ad15a2eb86b36791cc8c3a5941c56ad13">01134</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#ad15a2eb86b36791cc8c3a5941c56ad13">wr_dma_port0</a>                 : 1;
<a name="l01135"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#aa8afd74ccf727fced386eec1f85c4c53">01135</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#aa8afd74ccf727fced386eec1f85c4c53">wr_dma_port1</a>                 : 1;
<a name="l01136"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#abdac208cec7c2f7f16eb757c05072103">01136</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#abdac208cec7c2f7f16eb757c05072103">wr_dma_port2</a>                 : 1;
<a name="l01137"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a42bd4634fcc7ab17dee35b3704edd369">01137</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a42bd4634fcc7ab17dee35b3704edd369">wr_dma_port3</a>                 : 1;
<a name="l01138"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#acdbf8cd5b83062b7217ff98bcb19ab4e">01138</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#acdbf8cd5b83062b7217ff98bcb19ab4e">reserved_12_15</a>               : 4;
<a name="l01139"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a67c9b42cb1a282e55d6a8d4d725911bf">01139</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a67c9b42cb1a282e55d6a8d4d725911bf">job_sd_fetch</a>                 : 1;
<a name="l01140"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8752e50e30c3e533f1bdfce9f5cc3661">01140</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a8752e50e30c3e533f1bdfce9f5cc3661">jd_fetch</a>                     : 1;
<a name="l01141"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#af0d44ba48b0ea1831188662d8c6ee11a">01141</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#af0d44ba48b0ea1831188662d8c6ee11a">ab</a>                           : 1;
<a name="l01142"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a241a1d5a9c28396ea72216695905f881">01142</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html#a241a1d5a9c28396ea72216695905f881">reserved_19_63</a>               : 45;
<a name="l01143"></a>01143 <span class="preprocessor">#endif</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html#a1131f33bc2c467746ae6a69b26479afc">s</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html#ada57d226dc9d91762d20f97c08585b0e">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_fat_err_ena_w1c_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html#ada57d226dc9d91762d20f97c08585b0e">cnf75xx</a>;
<a name="l01146"></a>01146 };
<a name="l01147"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a541f87a98a138139f47c770af1d4e7e1">01147</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1c">cvmx_mhbwx_abx_sltx_fat_err_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1c">cvmx_mhbwx_abx_sltx_fat_err_ena_w1c_t</a>;
<a name="l01148"></a>01148 <span class="comment"></span>
<a name="l01149"></a>01149 <span class="comment">/**</span>
<a name="l01150"></a>01150 <span class="comment"> * cvmx_mhbw#_ab#_slt#_fat_err_ena_w1s</span>
<a name="l01151"></a>01151 <span class="comment"> */</span>
<a name="l01152"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html">01152</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1s">cvmx_mhbwx_abx_sltx_fat_err_ena_w1s</a> {
<a name="l01153"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html#a03f1245d42b708019aa2254058198d6f">01153</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html#a03f1245d42b708019aa2254058198d6f">u64</a>;
<a name="l01154"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html">01154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_fat_err_ena_w1s_s</a> {
<a name="l01155"></a>01155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae12cbdb66b288adf8f5aa9ad128ed969">reserved_19_63</a>               : 45;
<a name="l01157"></a>01157     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a4af9ea1c4d9dcb4570c4ec03ab1cd864">ab</a>                           : 1;  <span class="comment">/**&lt; Fatal error reported by the HAB. */</span>
<a name="l01158"></a>01158     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aea87bbd4de668c1db78a109207fef306">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01159"></a>01159 <span class="comment">                                                         response with a fatal error.  Note that these errors are always</span>
<a name="l01160"></a>01160 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a5ce71333098c8d94b58ea9b86898a8ec">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a fatal error. */</span>
<a name="l01162"></a>01162     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aeef28acec6de1d4d9bd0859a0ae74f77">reserved_12_15</a>               : 4;
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a289a3cce16b2ad53a0509cc488d74cc2">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 3. */</span>
<a name="l01164"></a>01164     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a67ef044d53f1af1d797f6ba9a8039b48">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 2. */</span>
<a name="l01165"></a>01165     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a3122c2bb99bb1998a01ad40197a65c33">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 1. */</span>
<a name="l01166"></a>01166     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a63a83134c7a0737d99ef9b72ad369c54">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 0. */</span>
<a name="l01167"></a>01167     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ac2d36f42546518fcf6749666b09eb625">reserved_4_7</a>                 : 4;
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a055ca71e8c8acb54050ee484c640bab1">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 3. */</span>
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae6dcdb53478a0d87c9ad6845b50d3dcc">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 2. */</span>
<a name="l01170"></a>01170     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ad09c824d8df0f9b08e16c8df24ca0130">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 1. */</span>
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#adc1676376ca8696381c33db602edb0a9">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 0. */</span>
<a name="l01172"></a>01172 <span class="preprocessor">#else</span>
<a name="l01173"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#adc1676376ca8696381c33db602edb0a9">01173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#adc1676376ca8696381c33db602edb0a9">rd_dma_port0</a>                 : 1;
<a name="l01174"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ad09c824d8df0f9b08e16c8df24ca0130">01174</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ad09c824d8df0f9b08e16c8df24ca0130">rd_dma_port1</a>                 : 1;
<a name="l01175"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae6dcdb53478a0d87c9ad6845b50d3dcc">01175</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae6dcdb53478a0d87c9ad6845b50d3dcc">rd_dma_port2</a>                 : 1;
<a name="l01176"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a055ca71e8c8acb54050ee484c640bab1">01176</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a055ca71e8c8acb54050ee484c640bab1">rd_dma_port3</a>                 : 1;
<a name="l01177"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ac2d36f42546518fcf6749666b09eb625">01177</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ac2d36f42546518fcf6749666b09eb625">reserved_4_7</a>                 : 4;
<a name="l01178"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a63a83134c7a0737d99ef9b72ad369c54">01178</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a63a83134c7a0737d99ef9b72ad369c54">wr_dma_port0</a>                 : 1;
<a name="l01179"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a3122c2bb99bb1998a01ad40197a65c33">01179</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a3122c2bb99bb1998a01ad40197a65c33">wr_dma_port1</a>                 : 1;
<a name="l01180"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a67ef044d53f1af1d797f6ba9a8039b48">01180</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a67ef044d53f1af1d797f6ba9a8039b48">wr_dma_port2</a>                 : 1;
<a name="l01181"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a289a3cce16b2ad53a0509cc488d74cc2">01181</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a289a3cce16b2ad53a0509cc488d74cc2">wr_dma_port3</a>                 : 1;
<a name="l01182"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aeef28acec6de1d4d9bd0859a0ae74f77">01182</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aeef28acec6de1d4d9bd0859a0ae74f77">reserved_12_15</a>               : 4;
<a name="l01183"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a5ce71333098c8d94b58ea9b86898a8ec">01183</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a5ce71333098c8d94b58ea9b86898a8ec">job_sd_fetch</a>                 : 1;
<a name="l01184"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aea87bbd4de668c1db78a109207fef306">01184</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#aea87bbd4de668c1db78a109207fef306">jd_fetch</a>                     : 1;
<a name="l01185"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a4af9ea1c4d9dcb4570c4ec03ab1cd864">01185</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#a4af9ea1c4d9dcb4570c4ec03ab1cd864">ab</a>                           : 1;
<a name="l01186"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae12cbdb66b288adf8f5aa9ad128ed969">01186</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html#ae12cbdb66b288adf8f5aa9ad128ed969">reserved_19_63</a>               : 45;
<a name="l01187"></a>01187 <span class="preprocessor">#endif</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html#a548d92077067d287fea8eba138494730">s</a>;
<a name="l01189"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html#a492b597d727b472c2ec6f466099e77f5">01189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_fat_err_ena_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html#a492b597d727b472c2ec6f466099e77f5">cnf75xx</a>;
<a name="l01190"></a>01190 };
<a name="l01191"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a71008184e91b72261ed13898c1589859">01191</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1s">cvmx_mhbwx_abx_sltx_fat_err_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_ena_w1s">cvmx_mhbwx_abx_sltx_fat_err_ena_w1s_t</a>;
<a name="l01192"></a>01192 <span class="comment"></span>
<a name="l01193"></a>01193 <span class="comment">/**</span>
<a name="l01194"></a>01194 <span class="comment"> * cvmx_mhbw#_ab#_slt#_fat_err_int</span>
<a name="l01195"></a>01195 <span class="comment"> *</span>
<a name="l01196"></a>01196 <span class="comment"> * These registers record fatal errors. There is one</span>
<a name="l01197"></a>01197 <span class="comment"> * register for each job slot (SLT(0..2)) in each HAB (AB(0..3)) in each MHAB</span>
<a name="l01198"></a>01198 <span class="comment"> * (MHBW(0..19)). Note that registers only exist for the number of HABs and</span>
<a name="l01199"></a>01199 <span class="comment"> * slots in each specific MHAB.</span>
<a name="l01200"></a>01200 <span class="comment"> *</span>
<a name="l01201"></a>01201 <span class="comment"> * Fatal errors include:</span>
<a name="l01202"></a>01202 <span class="comment"> * * ECC double-bit errors on SMEM accesses.</span>
<a name="l01203"></a>01203 <span class="comment"> * * errors when accessing memory.</span>
<a name="l01204"></a>01204 <span class="comment"> * * ECC double-bit errors in internal HAB memories.</span>
<a name="l01205"></a>01205 <span class="comment"> * * HAB-specific fatal errors.</span>
<a name="l01206"></a>01206 <span class="comment"> *</span>
<a name="l01207"></a>01207 <span class="comment"> * When an error occurs, the job tag is recorded in one of the following</span>
<a name="l01208"></a>01208 <span class="comment"> * registers:</span>
<a name="l01209"></a>01209 <span class="comment"> *</span>
<a name="l01210"></a>01210 <span class="comment"> * _ Error on read DMA: MHBW()_AB()_SLT()_RD_FAT_JTAG</span>
<a name="l01211"></a>01211 <span class="comment"> *</span>
<a name="l01212"></a>01212 <span class="comment"> * _ Error on write DMA: MHBW()_AB()_SLT()_WR_FAT_JTAG</span>
<a name="l01213"></a>01213 <span class="comment"> *</span>
<a name="l01214"></a>01214 <span class="comment"> * _ Other fatal errors: MHBW()_AB()_SLT()_CP_FAT_JTAG</span>
<a name="l01215"></a>01215 <span class="comment"> *</span>
<a name="l01216"></a>01216 <span class="comment"> * When an error occurs, the MHAB sends a fatal error message to PSM which then</span>
<a name="l01217"></a>01217 <span class="comment"> * triggers an interrupt, if enabled. In addition, the MHBW sends the command</span>
<a name="l01218"></a>01218 <span class="comment"> * specified by &lt;MHBW()_FATAL_ERROR_JCE_W1,MHBW()_FATAL_ERROR_JCE_W0&gt;</span>
<a name="l01219"></a>01219 <span class="comment"> * to the PSM.</span>
<a name="l01220"></a>01220 <span class="comment"> */</span>
<a name="l01221"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html">01221</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int">cvmx_mhbwx_abx_sltx_fat_err_int</a> {
<a name="l01222"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html#a8f3707e8d5d0d2790e56ae45fff9c1a4">01222</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html#a8f3707e8d5d0d2790e56ae45fff9c1a4">u64</a>;
<a name="l01223"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html">01223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html">cvmx_mhbwx_abx_sltx_fat_err_int_s</a> {
<a name="l01224"></a>01224 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a6ab0a5e4f6cfe7a5c81d8525f33c8109">reserved_19_63</a>               : 45;
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ace8e62631c91f9d571b02f6070b19aa1">ab</a>                           : 1;  <span class="comment">/**&lt; Fatal error reported by the HAB. */</span>
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a1a90c3cbfc0669bca8215af89d420e11">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01228"></a>01228 <span class="comment">                                                         response with a fatal error.  Note that these errors are always</span>
<a name="l01229"></a>01229 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aa50f18bacdb266b61b37415a4d44a55a">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a fatal error. */</span>
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ae239caed74b6a454e5762882259b46d4">reserved_12_15</a>               : 4;
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aeb6e989bde413f32f00ef1f5658a4d68">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 3. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a7ee2153f15317103a7a0615fdc80fb64">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 2. */</span>
<a name="l01234"></a>01234     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a99bc6c5d78bc6f0b4844c1301f797503">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 1. */</span>
<a name="l01235"></a>01235     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#af01b1849368ec60a087c3a871aee94bc">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 0. */</span>
<a name="l01236"></a>01236     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a8ce31045f1cd784800247b5679ec325f">reserved_4_7</a>                 : 4;
<a name="l01237"></a>01237     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a776b339a92ce2f67ad637beabbbc43ed">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 3. */</span>
<a name="l01238"></a>01238     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad437e474bd88f89509170e29bca8d058">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 2. */</span>
<a name="l01239"></a>01239     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a921b122791cd252e6a6c5c172c86fd77">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 1. */</span>
<a name="l01240"></a>01240     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad0fda5a16912ea9125f8826540dff831">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 0. */</span>
<a name="l01241"></a>01241 <span class="preprocessor">#else</span>
<a name="l01242"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad0fda5a16912ea9125f8826540dff831">01242</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad0fda5a16912ea9125f8826540dff831">rd_dma_port0</a>                 : 1;
<a name="l01243"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a921b122791cd252e6a6c5c172c86fd77">01243</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a921b122791cd252e6a6c5c172c86fd77">rd_dma_port1</a>                 : 1;
<a name="l01244"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad437e474bd88f89509170e29bca8d058">01244</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ad437e474bd88f89509170e29bca8d058">rd_dma_port2</a>                 : 1;
<a name="l01245"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a776b339a92ce2f67ad637beabbbc43ed">01245</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a776b339a92ce2f67ad637beabbbc43ed">rd_dma_port3</a>                 : 1;
<a name="l01246"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a8ce31045f1cd784800247b5679ec325f">01246</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a8ce31045f1cd784800247b5679ec325f">reserved_4_7</a>                 : 4;
<a name="l01247"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#af01b1849368ec60a087c3a871aee94bc">01247</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#af01b1849368ec60a087c3a871aee94bc">wr_dma_port0</a>                 : 1;
<a name="l01248"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a99bc6c5d78bc6f0b4844c1301f797503">01248</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a99bc6c5d78bc6f0b4844c1301f797503">wr_dma_port1</a>                 : 1;
<a name="l01249"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a7ee2153f15317103a7a0615fdc80fb64">01249</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a7ee2153f15317103a7a0615fdc80fb64">wr_dma_port2</a>                 : 1;
<a name="l01250"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aeb6e989bde413f32f00ef1f5658a4d68">01250</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aeb6e989bde413f32f00ef1f5658a4d68">wr_dma_port3</a>                 : 1;
<a name="l01251"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ae239caed74b6a454e5762882259b46d4">01251</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ae239caed74b6a454e5762882259b46d4">reserved_12_15</a>               : 4;
<a name="l01252"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aa50f18bacdb266b61b37415a4d44a55a">01252</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#aa50f18bacdb266b61b37415a4d44a55a">job_sd_fetch</a>                 : 1;
<a name="l01253"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a1a90c3cbfc0669bca8215af89d420e11">01253</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a1a90c3cbfc0669bca8215af89d420e11">jd_fetch</a>                     : 1;
<a name="l01254"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ace8e62631c91f9d571b02f6070b19aa1">01254</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#ace8e62631c91f9d571b02f6070b19aa1">ab</a>                           : 1;
<a name="l01255"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a6ab0a5e4f6cfe7a5c81d8525f33c8109">01255</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html#a6ab0a5e4f6cfe7a5c81d8525f33c8109">reserved_19_63</a>               : 45;
<a name="l01256"></a>01256 <span class="preprocessor">#endif</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html#a0b33b3e4973417c8e2f5560cebd6a297">s</a>;
<a name="l01258"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html#a1b736e2b6d7c3273476a93502e4226e0">01258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int_1_1cvmx__mhbwx__abx__sltx__fat__err__int__s.html">cvmx_mhbwx_abx_sltx_fat_err_int_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html#a1b736e2b6d7c3273476a93502e4226e0">cnf75xx</a>;
<a name="l01259"></a>01259 };
<a name="l01260"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a28207804dda492f3847897a429bdbee2">01260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int">cvmx_mhbwx_abx_sltx_fat_err_int</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int">cvmx_mhbwx_abx_sltx_fat_err_int_t</a>;
<a name="l01261"></a>01261 <span class="comment"></span>
<a name="l01262"></a>01262 <span class="comment">/**</span>
<a name="l01263"></a>01263 <span class="comment"> * cvmx_mhbw#_ab#_slt#_fat_err_int_w1s</span>
<a name="l01264"></a>01264 <span class="comment"> */</span>
<a name="l01265"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html">01265</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int_w1s">cvmx_mhbwx_abx_sltx_fat_err_int_w1s</a> {
<a name="l01266"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html#a108575619987ec3f072e5b921ef3f0f7">01266</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html#a108575619987ec3f072e5b921ef3f0f7">u64</a>;
<a name="l01267"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html">01267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html">cvmx_mhbwx_abx_sltx_fat_err_int_w1s_s</a> {
<a name="l01268"></a>01268 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#afb2aa71121da25e40125d9cf71b86f34">reserved_19_63</a>               : 45;
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a3cbe92e95329ee810096823ce340cd1a">ab</a>                           : 1;  <span class="comment">/**&lt; Fatal error reported by the HAB. */</span>
<a name="l01271"></a>01271     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a221d9ad7769e589efc2252ad30133330">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01272"></a>01272 <span class="comment">                                                         response with a fatal error.  Note that these errors are always</span>
<a name="l01273"></a>01273 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4e86ff2b91b807411017bd9d40e4d656">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a fatal error. */</span>
<a name="l01275"></a>01275     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#acbf7143998f77a8829e93d63bbc8ce47">reserved_12_15</a>               : 4;
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a576be6556f7da6d9d60648d9b47e77c4">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 3. */</span>
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#accdee76fd6174916938dcf78b01aadd4">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 2. */</span>
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ad2e410e28ee467b9d8bb90a6ed6ce416">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 1. */</span>
<a name="l01279"></a>01279     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ac54d6d4d3c51739856048273042f5138">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on write DMA response for write port 0. */</span>
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a353afa3035114bb49a7f156de9e78287">reserved_4_7</a>                 : 4;
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a0ed3bc92eabc96160b9d0165efe9968a">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 3. */</span>
<a name="l01282"></a>01282     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ab36fe529d34f80320af46f9846dc3f4b">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 2. */</span>
<a name="l01283"></a>01283     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4902faa21e242103f3598eea2b13b0c2">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 1. */</span>
<a name="l01284"></a>01284     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#aacc79e42ddd7aa316a6f68d06d4212dd">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Fatal error on read DMA response for read port 0. */</span>
<a name="l01285"></a>01285 <span class="preprocessor">#else</span>
<a name="l01286"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#aacc79e42ddd7aa316a6f68d06d4212dd">01286</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#aacc79e42ddd7aa316a6f68d06d4212dd">rd_dma_port0</a>                 : 1;
<a name="l01287"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4902faa21e242103f3598eea2b13b0c2">01287</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4902faa21e242103f3598eea2b13b0c2">rd_dma_port1</a>                 : 1;
<a name="l01288"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ab36fe529d34f80320af46f9846dc3f4b">01288</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ab36fe529d34f80320af46f9846dc3f4b">rd_dma_port2</a>                 : 1;
<a name="l01289"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a0ed3bc92eabc96160b9d0165efe9968a">01289</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a0ed3bc92eabc96160b9d0165efe9968a">rd_dma_port3</a>                 : 1;
<a name="l01290"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a353afa3035114bb49a7f156de9e78287">01290</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a353afa3035114bb49a7f156de9e78287">reserved_4_7</a>                 : 4;
<a name="l01291"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ac54d6d4d3c51739856048273042f5138">01291</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ac54d6d4d3c51739856048273042f5138">wr_dma_port0</a>                 : 1;
<a name="l01292"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ad2e410e28ee467b9d8bb90a6ed6ce416">01292</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#ad2e410e28ee467b9d8bb90a6ed6ce416">wr_dma_port1</a>                 : 1;
<a name="l01293"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#accdee76fd6174916938dcf78b01aadd4">01293</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#accdee76fd6174916938dcf78b01aadd4">wr_dma_port2</a>                 : 1;
<a name="l01294"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a576be6556f7da6d9d60648d9b47e77c4">01294</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a576be6556f7da6d9d60648d9b47e77c4">wr_dma_port3</a>                 : 1;
<a name="l01295"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#acbf7143998f77a8829e93d63bbc8ce47">01295</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#acbf7143998f77a8829e93d63bbc8ce47">reserved_12_15</a>               : 4;
<a name="l01296"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4e86ff2b91b807411017bd9d40e4d656">01296</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a4e86ff2b91b807411017bd9d40e4d656">job_sd_fetch</a>                 : 1;
<a name="l01297"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a221d9ad7769e589efc2252ad30133330">01297</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a221d9ad7769e589efc2252ad30133330">jd_fetch</a>                     : 1;
<a name="l01298"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a3cbe92e95329ee810096823ce340cd1a">01298</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#a3cbe92e95329ee810096823ce340cd1a">ab</a>                           : 1;
<a name="l01299"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#afb2aa71121da25e40125d9cf71b86f34">01299</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html#afb2aa71121da25e40125d9cf71b86f34">reserved_19_63</a>               : 45;
<a name="l01300"></a>01300 <span class="preprocessor">#endif</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html#a4238936553e93b75da07d9a04e368d25">s</a>;
<a name="l01302"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html#ac576b9086eeb4d0394c72a0ed96731cd">01302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__fat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__fat__err__int__w1s__s.html">cvmx_mhbwx_abx_sltx_fat_err_int_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html#ac576b9086eeb4d0394c72a0ed96731cd">cnf75xx</a>;
<a name="l01303"></a>01303 };
<a name="l01304"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a120604bb813cf4a8eff4f22df2b08989">01304</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int_w1s">cvmx_mhbwx_abx_sltx_fat_err_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__fat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_fat_err_int_w1s">cvmx_mhbwx_abx_sltx_fat_err_int_w1s_t</a>;
<a name="l01305"></a>01305 <span class="comment"></span>
<a name="l01306"></a>01306 <span class="comment">/**</span>
<a name="l01307"></a>01307 <span class="comment"> * cvmx_mhbw#_ab#_slt#_nfat_err_ena_w1c</span>
<a name="l01308"></a>01308 <span class="comment"> */</span>
<a name="l01309"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html">01309</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1c">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1c</a> {
<a name="l01310"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html#a20b89f3b287797efa71acdbc47ddac29">01310</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html#a20b89f3b287797efa71acdbc47ddac29">u64</a>;
<a name="l01311"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1c_s</a> {
<a name="l01312"></a>01312 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a32856837c434b5337834c24ba57f95a9">reserved_19_63</a>               : 45;
<a name="l01314"></a>01314     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3d444e42bd5e014856de44e096eb9532">ab</a>                           : 1;  <span class="comment">/**&lt; Non-fatal error reported by the HAB. */</span>
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9c82e2adbacdfbddf90c61db4148f6df">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01316"></a>01316 <span class="comment">                                                         response with a nonfatal error.  Note that these errors are always</span>
<a name="l01317"></a>01317 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01318"></a>01318     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a6cc85c5e10a46d2b8425eac34f6f458f">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a nonfatal error. */</span>
<a name="l01319"></a>01319     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ae037e28ea5444e64f33daa803da30f86">reserved_12_15</a>               : 4;
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#aa1238efedc9ef1aec2948b81cc6513b2">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 3. */</span>
<a name="l01321"></a>01321     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a17990299bea3b622d5deff627f8d9183">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 2. */</span>
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a437a356509d2d3670d9c8880f72d6f4a">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 1. */</span>
<a name="l01323"></a>01323     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9367adce682c33496c872ff8bd2c3fac">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 0. */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ade00bbe6298b55b66bff97eb7ffc6c08">reserved_4_7</a>                 : 4;
<a name="l01325"></a>01325     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a5049ad8feb278c08727b9597fb051e6c">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 3. */</span>
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a1eb24e86ec77d766c5d8e9ceeaff8ba9">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 2. */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3ff695d22d641c29335e544e7bbe1c84">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 1. */</span>
<a name="l01328"></a>01328     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a0ea24614f7bb189be48423d2e229923a">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 0. */</span>
<a name="l01329"></a>01329 <span class="preprocessor">#else</span>
<a name="l01330"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a0ea24614f7bb189be48423d2e229923a">01330</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a0ea24614f7bb189be48423d2e229923a">rd_dma_port0</a>                 : 1;
<a name="l01331"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3ff695d22d641c29335e544e7bbe1c84">01331</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3ff695d22d641c29335e544e7bbe1c84">rd_dma_port1</a>                 : 1;
<a name="l01332"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a1eb24e86ec77d766c5d8e9ceeaff8ba9">01332</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a1eb24e86ec77d766c5d8e9ceeaff8ba9">rd_dma_port2</a>                 : 1;
<a name="l01333"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a5049ad8feb278c08727b9597fb051e6c">01333</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a5049ad8feb278c08727b9597fb051e6c">rd_dma_port3</a>                 : 1;
<a name="l01334"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ade00bbe6298b55b66bff97eb7ffc6c08">01334</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ade00bbe6298b55b66bff97eb7ffc6c08">reserved_4_7</a>                 : 4;
<a name="l01335"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9367adce682c33496c872ff8bd2c3fac">01335</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9367adce682c33496c872ff8bd2c3fac">wr_dma_port0</a>                 : 1;
<a name="l01336"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a437a356509d2d3670d9c8880f72d6f4a">01336</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a437a356509d2d3670d9c8880f72d6f4a">wr_dma_port1</a>                 : 1;
<a name="l01337"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a17990299bea3b622d5deff627f8d9183">01337</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a17990299bea3b622d5deff627f8d9183">wr_dma_port2</a>                 : 1;
<a name="l01338"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#aa1238efedc9ef1aec2948b81cc6513b2">01338</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#aa1238efedc9ef1aec2948b81cc6513b2">wr_dma_port3</a>                 : 1;
<a name="l01339"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ae037e28ea5444e64f33daa803da30f86">01339</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#ae037e28ea5444e64f33daa803da30f86">reserved_12_15</a>               : 4;
<a name="l01340"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a6cc85c5e10a46d2b8425eac34f6f458f">01340</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a6cc85c5e10a46d2b8425eac34f6f458f">job_sd_fetch</a>                 : 1;
<a name="l01341"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9c82e2adbacdfbddf90c61db4148f6df">01341</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a9c82e2adbacdfbddf90c61db4148f6df">jd_fetch</a>                     : 1;
<a name="l01342"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3d444e42bd5e014856de44e096eb9532">01342</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a3d444e42bd5e014856de44e096eb9532">ab</a>                           : 1;
<a name="l01343"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a32856837c434b5337834c24ba57f95a9">01343</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html#a32856837c434b5337834c24ba57f95a9">reserved_19_63</a>               : 45;
<a name="l01344"></a>01344 <span class="preprocessor">#endif</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html#a3fb6d42690998af70a78eee7b4b17167">s</a>;
<a name="l01346"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html#abf3ff99304420c74cfdc1eac67d8c30c">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1c_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1c__s.html">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1c_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html#abf3ff99304420c74cfdc1eac67d8c30c">cnf75xx</a>;
<a name="l01347"></a>01347 };
<a name="l01348"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#abfabdfd076bd09433946760504d3e0be">01348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1c">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1c.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1c">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1c_t</a>;
<a name="l01349"></a>01349 <span class="comment"></span>
<a name="l01350"></a>01350 <span class="comment">/**</span>
<a name="l01351"></a>01351 <span class="comment"> * cvmx_mhbw#_ab#_slt#_nfat_err_ena_w1s</span>
<a name="l01352"></a>01352 <span class="comment"> */</span>
<a name="l01353"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html">01353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1s">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1s</a> {
<a name="l01354"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html#a41cf50935006dc7cf8c838fa6dbda3ab">01354</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html#a41cf50935006dc7cf8c838fa6dbda3ab">u64</a>;
<a name="l01355"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html">01355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1s_s</a> {
<a name="l01356"></a>01356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afcae8b5a9a7427f02a3d2a34ca007fa8">reserved_19_63</a>               : 45;
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#af53ff8f2e44838bc5e9aea1d354402c6">ab</a>                           : 1;  <span class="comment">/**&lt; Non-fatal error reported by the HAB. */</span>
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a6ac9eb5c27dde3a75b377c4f6a4bb51e">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01360"></a>01360 <span class="comment">                                                         response with a nonfatal error.  Note that these errors are always</span>
<a name="l01361"></a>01361 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01362"></a>01362     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afd17a771967f4401b2e5508fe8e49e18">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a nonfatal error. */</span>
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa7ed7df27243d11d85315aac6e30947e">reserved_12_15</a>               : 4;
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a781223d72db54bdb1cbff68247dabf8b">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 3. */</span>
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa1e28227b469dc56e6303df169bc13d9">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 2. */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a47f5b545002a01b12adc0a204bf3f74b">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 1. */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a1dff0d50e679a086e32d12b23bdd9447">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 0. */</span>
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a922e2787c3814ac01cafb7c69d8aea19">reserved_4_7</a>                 : 4;
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ae3409c51c2119ebce8ef28d9d39d74d4">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 3. */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a3c5236f4ddb46feb69ebb031d02d3322">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 2. */</span>
<a name="l01371"></a>01371     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a248d4ec4849c52ec4b2c610abf236cf3">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 1. */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ab64a5a95c2c78a41291f84b2f38e2fc3">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 0. */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#else</span>
<a name="l01374"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ab64a5a95c2c78a41291f84b2f38e2fc3">01374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ab64a5a95c2c78a41291f84b2f38e2fc3">rd_dma_port0</a>                 : 1;
<a name="l01375"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a248d4ec4849c52ec4b2c610abf236cf3">01375</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a248d4ec4849c52ec4b2c610abf236cf3">rd_dma_port1</a>                 : 1;
<a name="l01376"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a3c5236f4ddb46feb69ebb031d02d3322">01376</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a3c5236f4ddb46feb69ebb031d02d3322">rd_dma_port2</a>                 : 1;
<a name="l01377"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ae3409c51c2119ebce8ef28d9d39d74d4">01377</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#ae3409c51c2119ebce8ef28d9d39d74d4">rd_dma_port3</a>                 : 1;
<a name="l01378"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a922e2787c3814ac01cafb7c69d8aea19">01378</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a922e2787c3814ac01cafb7c69d8aea19">reserved_4_7</a>                 : 4;
<a name="l01379"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a1dff0d50e679a086e32d12b23bdd9447">01379</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a1dff0d50e679a086e32d12b23bdd9447">wr_dma_port0</a>                 : 1;
<a name="l01380"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a47f5b545002a01b12adc0a204bf3f74b">01380</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a47f5b545002a01b12adc0a204bf3f74b">wr_dma_port1</a>                 : 1;
<a name="l01381"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa1e28227b469dc56e6303df169bc13d9">01381</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa1e28227b469dc56e6303df169bc13d9">wr_dma_port2</a>                 : 1;
<a name="l01382"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a781223d72db54bdb1cbff68247dabf8b">01382</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a781223d72db54bdb1cbff68247dabf8b">wr_dma_port3</a>                 : 1;
<a name="l01383"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa7ed7df27243d11d85315aac6e30947e">01383</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#aa7ed7df27243d11d85315aac6e30947e">reserved_12_15</a>               : 4;
<a name="l01384"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afd17a771967f4401b2e5508fe8e49e18">01384</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afd17a771967f4401b2e5508fe8e49e18">job_sd_fetch</a>                 : 1;
<a name="l01385"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a6ac9eb5c27dde3a75b377c4f6a4bb51e">01385</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#a6ac9eb5c27dde3a75b377c4f6a4bb51e">jd_fetch</a>                     : 1;
<a name="l01386"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#af53ff8f2e44838bc5e9aea1d354402c6">01386</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#af53ff8f2e44838bc5e9aea1d354402c6">ab</a>                           : 1;
<a name="l01387"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afcae8b5a9a7427f02a3d2a34ca007fa8">01387</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html#afcae8b5a9a7427f02a3d2a34ca007fa8">reserved_19_63</a>               : 45;
<a name="l01388"></a>01388 <span class="preprocessor">#endif</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html#ac6db54add80d4d8240c31ed730e8ecb0">s</a>;
<a name="l01390"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html#a123360c406be908019b753b4a77675cb">01390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__ena__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__ena__w1s__s.html">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html#a123360c406be908019b753b4a77675cb">cnf75xx</a>;
<a name="l01391"></a>01391 };
<a name="l01392"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a078cd313e66c9ebc2ca2c3205c4da8a9">01392</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1s">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__ena__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_ena_w1s">cvmx_mhbwx_abx_sltx_nfat_err_ena_w1s_t</a>;
<a name="l01393"></a>01393 <span class="comment"></span>
<a name="l01394"></a>01394 <span class="comment">/**</span>
<a name="l01395"></a>01395 <span class="comment"> * cvmx_mhbw#_ab#_slt#_nfat_err_int</span>
<a name="l01396"></a>01396 <span class="comment"> *</span>
<a name="l01397"></a>01397 <span class="comment"> * These registers record nonfatal errors. There is one</span>
<a name="l01398"></a>01398 <span class="comment"> * register for each job slot (SLT(0..2)) in each HAB (AB(0..3)) in each MHAB</span>
<a name="l01399"></a>01399 <span class="comment"> * (MHBW(0..19)). Note that registers only exist for the number of HABs and</span>
<a name="l01400"></a>01400 <span class="comment"> * slots in each specific MHAB.</span>
<a name="l01401"></a>01401 <span class="comment"> *</span>
<a name="l01402"></a>01402 <span class="comment"> * Fatal errors include:</span>
<a name="l01403"></a>01403 <span class="comment"> * * ECC single-bit errors on SMEM accesses.</span>
<a name="l01404"></a>01404 <span class="comment"> * * ECC single-bit errors in internal HAB memories.</span>
<a name="l01405"></a>01405 <span class="comment"> * * HAB-specific fatal errors.</span>
<a name="l01406"></a>01406 <span class="comment"> *</span>
<a name="l01407"></a>01407 <span class="comment"> * When an error occurs, the job tag is recorded in one of the following</span>
<a name="l01408"></a>01408 <span class="comment"> * registers:</span>
<a name="l01409"></a>01409 <span class="comment"> *</span>
<a name="l01410"></a>01410 <span class="comment"> * _ Error on read DMA: MHBW()_AB()_SLT()_RD_NFAT_JTAG</span>
<a name="l01411"></a>01411 <span class="comment"> *</span>
<a name="l01412"></a>01412 <span class="comment"> * _ Error on write DMA: MHBW()_AB()_SLT()_WR_NFAT_JTAG</span>
<a name="l01413"></a>01413 <span class="comment"> *</span>
<a name="l01414"></a>01414 <span class="comment"> * _ Other nonfatal errors: MHBW()_AB()_SLT()_CP_NFAT_JTAG</span>
<a name="l01415"></a>01415 <span class="comment"> *</span>
<a name="l01416"></a>01416 <span class="comment"> * When an error occurs, the MHAB sends a fatal error message to PSM which then</span>
<a name="l01417"></a>01417 <span class="comment"> * triggers an interrupt, if enabled. In addition, the MHBW sends the command</span>
<a name="l01418"></a>01418 <span class="comment"> * specified by &lt;MHBW()_NON_FATAL_ERROR_JCE_W1,MHBW()_NON_FATAL_ERROR_JCE_W0&gt;</span>
<a name="l01419"></a>01419 <span class="comment"> * to the PSM.</span>
<a name="l01420"></a>01420 <span class="comment"> */</span>
<a name="l01421"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html">01421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int">cvmx_mhbwx_abx_sltx_nfat_err_int</a> {
<a name="l01422"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html#a6003ea6c808a3cd5d77e1c27f5cd4a7b">01422</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html#a6003ea6c808a3cd5d77e1c27f5cd4a7b">u64</a>;
<a name="l01423"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html">01423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html">cvmx_mhbwx_abx_sltx_nfat_err_int_s</a> {
<a name="l01424"></a>01424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ad0cdb71706a9839e7baee7c85635e419">reserved_19_63</a>               : 45;
<a name="l01426"></a>01426     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aa012a26750bf75cfa0331fe0017204e6">ab</a>                           : 1;  <span class="comment">/**&lt; Non-fatal error reported by the HAB. */</span>
<a name="l01427"></a>01427     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3dee1fe2791a9a0f9f4fb8b2aff26cc3">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01428"></a>01428 <span class="comment">                                                         response with a nonfatal error.  Note that these errors are always</span>
<a name="l01429"></a>01429 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ab970f7a8fd129eaeaef15aa5716940db">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a nonfatal error. */</span>
<a name="l01431"></a>01431     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aee685a8989a7e5c06783e2d3efde2f94">reserved_12_15</a>               : 4;
<a name="l01432"></a>01432     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a2ccbfc41fd84db389d82a1b85b9888f3">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 3. */</span>
<a name="l01433"></a>01433     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae78071c10afd8cd2b8af81f827da4881">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 2. */</span>
<a name="l01434"></a>01434     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a6dfb63419e0ca983fbd7e0b2ccb5887a">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 1. */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a49e3d8e62866f9f1a2b4a721bc0696c9">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 0. */</span>
<a name="l01436"></a>01436     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#af1e42df59a54db5734b662667ebb1b68">reserved_4_7</a>                 : 4;
<a name="l01437"></a>01437     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a23a8951e9eafe1a8a48deb9a843298e5">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 3. */</span>
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae038589f1d957fe535e054eab5f7b807">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 2. */</span>
<a name="l01439"></a>01439     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a74407f68755189f63cbfccad44617328">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 1. */</span>
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3a2e8048b5f2979b34c839af9581d04f">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 0. */</span>
<a name="l01441"></a>01441 <span class="preprocessor">#else</span>
<a name="l01442"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3a2e8048b5f2979b34c839af9581d04f">01442</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3a2e8048b5f2979b34c839af9581d04f">rd_dma_port0</a>                 : 1;
<a name="l01443"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a74407f68755189f63cbfccad44617328">01443</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a74407f68755189f63cbfccad44617328">rd_dma_port1</a>                 : 1;
<a name="l01444"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae038589f1d957fe535e054eab5f7b807">01444</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae038589f1d957fe535e054eab5f7b807">rd_dma_port2</a>                 : 1;
<a name="l01445"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a23a8951e9eafe1a8a48deb9a843298e5">01445</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a23a8951e9eafe1a8a48deb9a843298e5">rd_dma_port3</a>                 : 1;
<a name="l01446"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#af1e42df59a54db5734b662667ebb1b68">01446</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#af1e42df59a54db5734b662667ebb1b68">reserved_4_7</a>                 : 4;
<a name="l01447"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a49e3d8e62866f9f1a2b4a721bc0696c9">01447</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a49e3d8e62866f9f1a2b4a721bc0696c9">wr_dma_port0</a>                 : 1;
<a name="l01448"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a6dfb63419e0ca983fbd7e0b2ccb5887a">01448</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a6dfb63419e0ca983fbd7e0b2ccb5887a">wr_dma_port1</a>                 : 1;
<a name="l01449"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae78071c10afd8cd2b8af81f827da4881">01449</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ae78071c10afd8cd2b8af81f827da4881">wr_dma_port2</a>                 : 1;
<a name="l01450"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a2ccbfc41fd84db389d82a1b85b9888f3">01450</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a2ccbfc41fd84db389d82a1b85b9888f3">wr_dma_port3</a>                 : 1;
<a name="l01451"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aee685a8989a7e5c06783e2d3efde2f94">01451</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aee685a8989a7e5c06783e2d3efde2f94">reserved_12_15</a>               : 4;
<a name="l01452"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ab970f7a8fd129eaeaef15aa5716940db">01452</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ab970f7a8fd129eaeaef15aa5716940db">job_sd_fetch</a>                 : 1;
<a name="l01453"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3dee1fe2791a9a0f9f4fb8b2aff26cc3">01453</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#a3dee1fe2791a9a0f9f4fb8b2aff26cc3">jd_fetch</a>                     : 1;
<a name="l01454"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aa012a26750bf75cfa0331fe0017204e6">01454</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#aa012a26750bf75cfa0331fe0017204e6">ab</a>                           : 1;
<a name="l01455"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ad0cdb71706a9839e7baee7c85635e419">01455</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html#ad0cdb71706a9839e7baee7c85635e419">reserved_19_63</a>               : 45;
<a name="l01456"></a>01456 <span class="preprocessor">#endif</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html#a68fad310f38833c722ca63d8e4df9efc">s</a>;
<a name="l01458"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html#a12a20654caaaffe7ddf01a76a9fe938b">01458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__s.html">cvmx_mhbwx_abx_sltx_nfat_err_int_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html#a12a20654caaaffe7ddf01a76a9fe938b">cnf75xx</a>;
<a name="l01459"></a>01459 };
<a name="l01460"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a66556c9336ee32ec3e9c0a45c2155dce">01460</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int">cvmx_mhbwx_abx_sltx_nfat_err_int</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int">cvmx_mhbwx_abx_sltx_nfat_err_int_t</a>;
<a name="l01461"></a>01461 <span class="comment"></span>
<a name="l01462"></a>01462 <span class="comment">/**</span>
<a name="l01463"></a>01463 <span class="comment"> * cvmx_mhbw#_ab#_slt#_nfat_err_int_w1s</span>
<a name="l01464"></a>01464 <span class="comment"> */</span>
<a name="l01465"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html">01465</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int_w1s">cvmx_mhbwx_abx_sltx_nfat_err_int_w1s</a> {
<a name="l01466"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html#a6c47cdf0519fb767d3b5f47cb177bde1">01466</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html#a6c47cdf0519fb767d3b5f47cb177bde1">u64</a>;
<a name="l01467"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html">01467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html">cvmx_mhbwx_abx_sltx_nfat_err_int_w1s_s</a> {
<a name="l01468"></a>01468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#ad3a0a7c410ac9dcd07b1e98cdf785d71">reserved_19_63</a>               : 45;
<a name="l01470"></a>01470     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a52597de064026d2b7e426beb720961e7">ab</a>                           : 1;  <span class="comment">/**&lt; Non-fatal error reported by the HAB. */</span>
<a name="l01471"></a>01471     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a93d08b98bda135306b744e252a3e8b56">jd_fetch</a>                     : 1;  <span class="comment">/**&lt; Job descriptor header or subdescriptor pointer fetch received a</span>
<a name="l01472"></a>01472 <span class="comment">                                                         response with a nonfatal error.  Note that these errors are always</span>
<a name="l01473"></a>01473 <span class="comment">                                                         reported for HAB 0, slot 0. */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a77786a91bade4a77b875a8cb015752a5">job_sd_fetch</a>                 : 1;  <span class="comment">/**&lt; Job subdescriptor fetch received a response with a nonfatal error. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#acbc4075bb7ba9d2f1c4b59d8b491d0b1">reserved_12_15</a>               : 4;
<a name="l01476"></a>01476     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa0deaa7837e19697347797a3aa0e32d0">wr_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 3. */</span>
<a name="l01477"></a>01477     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a48a652b3a9398ac0cb7dc8a148acbccc">wr_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 2. */</span>
<a name="l01478"></a>01478     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#afdb9f38509b4f0bcc53920401e6c1f82">wr_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 1. */</span>
<a name="l01479"></a>01479     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a9b1f46a0a808a125897962c305e799b5">wr_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on write DMA response for write port 0. */</span>
<a name="l01480"></a>01480     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa44f7942e10c69989eaf86f8f3ed2507">reserved_4_7</a>                 : 4;
<a name="l01481"></a>01481     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a63f74e51d2fe19b89b51b38b14190a19">rd_dma_port3</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 3. */</span>
<a name="l01482"></a>01482     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#abfe6899761c1f19c68bd7c4ca43e3596">rd_dma_port2</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 2. */</span>
<a name="l01483"></a>01483     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a98d144623402dd1146739a9ed8670248">rd_dma_port1</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 1. */</span>
<a name="l01484"></a>01484     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a12773908716ba3ce5c5ab56a8fefb09e">rd_dma_port0</a>                 : 1;  <span class="comment">/**&lt; Non-fatal error on read DMA response for read port 0. */</span>
<a name="l01485"></a>01485 <span class="preprocessor">#else</span>
<a name="l01486"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a12773908716ba3ce5c5ab56a8fefb09e">01486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a12773908716ba3ce5c5ab56a8fefb09e">rd_dma_port0</a>                 : 1;
<a name="l01487"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a98d144623402dd1146739a9ed8670248">01487</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a98d144623402dd1146739a9ed8670248">rd_dma_port1</a>                 : 1;
<a name="l01488"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#abfe6899761c1f19c68bd7c4ca43e3596">01488</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#abfe6899761c1f19c68bd7c4ca43e3596">rd_dma_port2</a>                 : 1;
<a name="l01489"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a63f74e51d2fe19b89b51b38b14190a19">01489</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a63f74e51d2fe19b89b51b38b14190a19">rd_dma_port3</a>                 : 1;
<a name="l01490"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa44f7942e10c69989eaf86f8f3ed2507">01490</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa44f7942e10c69989eaf86f8f3ed2507">reserved_4_7</a>                 : 4;
<a name="l01491"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a9b1f46a0a808a125897962c305e799b5">01491</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a9b1f46a0a808a125897962c305e799b5">wr_dma_port0</a>                 : 1;
<a name="l01492"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#afdb9f38509b4f0bcc53920401e6c1f82">01492</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#afdb9f38509b4f0bcc53920401e6c1f82">wr_dma_port1</a>                 : 1;
<a name="l01493"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a48a652b3a9398ac0cb7dc8a148acbccc">01493</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a48a652b3a9398ac0cb7dc8a148acbccc">wr_dma_port2</a>                 : 1;
<a name="l01494"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa0deaa7837e19697347797a3aa0e32d0">01494</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#aa0deaa7837e19697347797a3aa0e32d0">wr_dma_port3</a>                 : 1;
<a name="l01495"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#acbc4075bb7ba9d2f1c4b59d8b491d0b1">01495</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#acbc4075bb7ba9d2f1c4b59d8b491d0b1">reserved_12_15</a>               : 4;
<a name="l01496"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a77786a91bade4a77b875a8cb015752a5">01496</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a77786a91bade4a77b875a8cb015752a5">job_sd_fetch</a>                 : 1;
<a name="l01497"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a93d08b98bda135306b744e252a3e8b56">01497</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a93d08b98bda135306b744e252a3e8b56">jd_fetch</a>                     : 1;
<a name="l01498"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a52597de064026d2b7e426beb720961e7">01498</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#a52597de064026d2b7e426beb720961e7">ab</a>                           : 1;
<a name="l01499"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#ad3a0a7c410ac9dcd07b1e98cdf785d71">01499</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html#ad3a0a7c410ac9dcd07b1e98cdf785d71">reserved_19_63</a>               : 45;
<a name="l01500"></a>01500 <span class="preprocessor">#endif</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html#a4c24ff5f8b2c8314941f196592e290fe">s</a>;
<a name="l01502"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html#a961597be4e61e0c5868511aee805fbb6">01502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__nfat__err__int__w1s_1_1cvmx__mhbwx__abx__sltx__nfat__err__int__w1s__s.html">cvmx_mhbwx_abx_sltx_nfat_err_int_w1s_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html#a961597be4e61e0c5868511aee805fbb6">cnf75xx</a>;
<a name="l01503"></a>01503 };
<a name="l01504"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a005473cdea8977b2d3f5f738a7f37291">01504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int_w1s">cvmx_mhbwx_abx_sltx_nfat_err_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__nfat__err__int__w1s.html" title="cvmx_mhbw::_ab::_slt::_nfat_err_int_w1s">cvmx_mhbwx_abx_sltx_nfat_err_int_w1s_t</a>;
<a name="l01505"></a>01505 <span class="comment"></span>
<a name="l01506"></a>01506 <span class="comment">/**</span>
<a name="l01507"></a>01507 <span class="comment"> * cvmx_mhbw#_ab#_slt#_rd_fat_jtag</span>
<a name="l01508"></a>01508 <span class="comment"> *</span>
<a name="l01509"></a>01509 <span class="comment"> * These registers record the job tag when a read DMA receives a response</span>
<a name="l01510"></a>01510 <span class="comment"> * indicating a fatal error. Errors are reported for the specific HAB and slot</span>
<a name="l01511"></a>01511 <span class="comment"> * that received the error.</span>
<a name="l01512"></a>01512 <span class="comment"> */</span>
<a name="l01513"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html">01513</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_fat_jtag">cvmx_mhbwx_abx_sltx_rd_fat_jtag</a> {
<a name="l01514"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html#ab1def8a11c4755775d7f8bcf4b926346">01514</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html#ab1def8a11c4755775d7f8bcf4b926346">u64</a>;
<a name="l01515"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html">01515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_rd_fat_jtag_s</a> {
<a name="l01516"></a>01516 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a35ae02e0fa135b125ed3584cc7d5fe3f">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01518"></a>01518     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a9aeb418ad8b2d0a4fe457457e49c93a2">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01519"></a>01519     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#aa316c046fea8acdefa8c4f7cd6c2707f">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01520"></a>01520     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a5ec247dd75ec204cac75d3cada60c4c5">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01521"></a>01521 <span class="preprocessor">#else</span>
<a name="l01522"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a5ec247dd75ec204cac75d3cada60c4c5">01522</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a5ec247dd75ec204cac75d3cada60c4c5">port0</a>                        : 16;
<a name="l01523"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#aa316c046fea8acdefa8c4f7cd6c2707f">01523</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#aa316c046fea8acdefa8c4f7cd6c2707f">port1</a>                        : 16;
<a name="l01524"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a9aeb418ad8b2d0a4fe457457e49c93a2">01524</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a9aeb418ad8b2d0a4fe457457e49c93a2">port2</a>                        : 16;
<a name="l01525"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a35ae02e0fa135b125ed3584cc7d5fe3f">01525</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html#a35ae02e0fa135b125ed3584cc7d5fe3f">port3</a>                        : 16;
<a name="l01526"></a>01526 <span class="preprocessor">#endif</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html#accdd2bec0598a6058e77094e388015d7">s</a>;
<a name="l01528"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html#aa5a3147fdaccebfe6ef5229d7b32c3c8">01528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__fat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_rd_fat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html#aa5a3147fdaccebfe6ef5229d7b32c3c8">cnf75xx</a>;
<a name="l01529"></a>01529 };
<a name="l01530"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac56ca8bb81c907748c2423bef692fde9">01530</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_fat_jtag">cvmx_mhbwx_abx_sltx_rd_fat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_fat_jtag">cvmx_mhbwx_abx_sltx_rd_fat_jtag_t</a>;
<a name="l01531"></a>01531 <span class="comment"></span>
<a name="l01532"></a>01532 <span class="comment">/**</span>
<a name="l01533"></a>01533 <span class="comment"> * cvmx_mhbw#_ab#_slt#_rd_nfat_jtag</span>
<a name="l01534"></a>01534 <span class="comment"> *</span>
<a name="l01535"></a>01535 <span class="comment"> * These registers record the job tag when a read DMA receives a response</span>
<a name="l01536"></a>01536 <span class="comment"> * indicating a nonfatal error. Errors are reported for the specific HAB and slot</span>
<a name="l01537"></a>01537 <span class="comment"> * that received the error.</span>
<a name="l01538"></a>01538 <span class="comment"> */</span>
<a name="l01539"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html">01539</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_nfat_jtag">cvmx_mhbwx_abx_sltx_rd_nfat_jtag</a> {
<a name="l01540"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html#afca1f779e6a9fd221a793f638cb650d9">01540</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html#afca1f779e6a9fd221a793f638cb650d9">u64</a>;
<a name="l01541"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html">01541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_rd_nfat_jtag_s</a> {
<a name="l01542"></a>01542 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a38babaf933570323b43dcd2a96a5c96c">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a51d61341654a545b7fbd98a2bf951088">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01545"></a>01545     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a6246cf79c2bb173d5e0500b86893da75">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a4d65c34e514efd4e88b189afcf6714d2">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01547"></a>01547 <span class="preprocessor">#else</span>
<a name="l01548"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a4d65c34e514efd4e88b189afcf6714d2">01548</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a4d65c34e514efd4e88b189afcf6714d2">port0</a>                        : 16;
<a name="l01549"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a6246cf79c2bb173d5e0500b86893da75">01549</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a6246cf79c2bb173d5e0500b86893da75">port1</a>                        : 16;
<a name="l01550"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a51d61341654a545b7fbd98a2bf951088">01550</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a51d61341654a545b7fbd98a2bf951088">port2</a>                        : 16;
<a name="l01551"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a38babaf933570323b43dcd2a96a5c96c">01551</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html#a38babaf933570323b43dcd2a96a5c96c">port3</a>                        : 16;
<a name="l01552"></a>01552 <span class="preprocessor">#endif</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html#a916b298ebf9bb536d4437574555f408b">s</a>;
<a name="l01554"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html#a56707898eb63671b89b244aef045095c">01554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rd__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__rd__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_rd_nfat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html#a56707898eb63671b89b244aef045095c">cnf75xx</a>;
<a name="l01555"></a>01555 };
<a name="l01556"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a34d0ae7142794fb348291c13e32e501b">01556</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_nfat_jtag">cvmx_mhbwx_abx_sltx_rd_nfat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rd__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_rd_nfat_jtag">cvmx_mhbwx_abx_sltx_rd_nfat_jtag_t</a>;
<a name="l01557"></a>01557 <span class="comment"></span>
<a name="l01558"></a>01558 <span class="comment">/**</span>
<a name="l01559"></a>01559 <span class="comment"> * cvmx_mhbw#_ab#_slt#_rderr_oflow_jtag</span>
<a name="l01560"></a>01560 <span class="comment"> *</span>
<a name="l01561"></a>01561 <span class="comment"> * These registers record the job tag when a read DMA overflow occurs for a</span>
<a name="l01562"></a>01562 <span class="comment"> * given slot on a given HAB. In some cases, the wrong job tag will be</span>
<a name="l01563"></a>01563 <span class="comment"> * recorded for the wrong slot. In these cases, the HAB_ERROR_SOURCE0</span>
<a name="l01564"></a>01564 <span class="comment"> * register for the given HAB should report the correct job tag.</span>
<a name="l01565"></a>01565 <span class="comment"> */</span>
<a name="l01566"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html">01566</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_oflow_jtag">cvmx_mhbwx_abx_sltx_rderr_oflow_jtag</a> {
<a name="l01567"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html#aa6bcb8c6c899db74f93cec144d9fd385">01567</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html#aa6bcb8c6c899db74f93cec144d9fd385">u64</a>;
<a name="l01568"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html">cvmx_mhbwx_abx_sltx_rderr_oflow_jtag_s</a> {
<a name="l01569"></a>01569 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a40bf9b0152fc5cbd063db32b7c7135df">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 3. */</span>
<a name="l01571"></a>01571     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#af053b34d92085ea5bc8debf4e28eba20">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 2. */</span>
<a name="l01572"></a>01572     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a348388aeb5cc5a371879d8fc91f503e5">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 1. */</span>
<a name="l01573"></a>01573     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a3c7338fe3d28a5461a9959cb82654401">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 0. */</span>
<a name="l01574"></a>01574 <span class="preprocessor">#else</span>
<a name="l01575"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a3c7338fe3d28a5461a9959cb82654401">01575</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a3c7338fe3d28a5461a9959cb82654401">port0</a>                        : 16;
<a name="l01576"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a348388aeb5cc5a371879d8fc91f503e5">01576</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a348388aeb5cc5a371879d8fc91f503e5">port1</a>                        : 16;
<a name="l01577"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#af053b34d92085ea5bc8debf4e28eba20">01577</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#af053b34d92085ea5bc8debf4e28eba20">port2</a>                        : 16;
<a name="l01578"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a40bf9b0152fc5cbd063db32b7c7135df">01578</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html#a40bf9b0152fc5cbd063db32b7c7135df">port3</a>                        : 16;
<a name="l01579"></a>01579 <span class="preprocessor">#endif</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html#a5cc95b4b4391897c886a43ae5a3c8143">s</a>;
<a name="l01581"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html#ae5163d0ef43384545755c925d3c29dc4">01581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__oflow__jtag__s.html">cvmx_mhbwx_abx_sltx_rderr_oflow_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html#ae5163d0ef43384545755c925d3c29dc4">cnf75xx</a>;
<a name="l01582"></a>01582 };
<a name="l01583"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a46f99413e84fa63bd55043db82fd4d72">01583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_oflow_jtag">cvmx_mhbwx_abx_sltx_rderr_oflow_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_oflow_jtag">cvmx_mhbwx_abx_sltx_rderr_oflow_jtag_t</a>;
<a name="l01584"></a>01584 <span class="comment"></span>
<a name="l01585"></a>01585 <span class="comment">/**</span>
<a name="l01586"></a>01586 <span class="comment"> * cvmx_mhbw#_ab#_slt#_rderr_uflow_jtag</span>
<a name="l01587"></a>01587 <span class="comment"> *</span>
<a name="l01588"></a>01588 <span class="comment"> * These registers record the job tag when a read DMA underflow occurs for a</span>
<a name="l01589"></a>01589 <span class="comment"> * given slot on a given HAB. In some cases, the wrong job tag will be</span>
<a name="l01590"></a>01590 <span class="comment"> * recorded for the wrong slot. In these cases, the HAB_ERROR_SOURCE0</span>
<a name="l01591"></a>01591 <span class="comment"> * register for the given HAB should report the correct job tag.</span>
<a name="l01592"></a>01592 <span class="comment"> */</span>
<a name="l01593"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html">01593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_uflow_jtag">cvmx_mhbwx_abx_sltx_rderr_uflow_jtag</a> {
<a name="l01594"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html#a97218cd4fb596332139b7302a43cea25">01594</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html#a97218cd4fb596332139b7302a43cea25">u64</a>;
<a name="l01595"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html">01595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html">cvmx_mhbwx_abx_sltx_rderr_uflow_jtag_s</a> {
<a name="l01596"></a>01596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a45dc292436fe5f0170534cbf5b5189ea">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01598"></a>01598     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a69b1c428a068cfab7e9ae14f1ba93d35">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01599"></a>01599     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a5b9c89e282c83b438ddd5546897b6ced">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01600"></a>01600     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a3d443a44167927039cf0c0a5db45b5f8">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#else</span>
<a name="l01602"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a3d443a44167927039cf0c0a5db45b5f8">01602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a3d443a44167927039cf0c0a5db45b5f8">port0</a>                        : 16;
<a name="l01603"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a5b9c89e282c83b438ddd5546897b6ced">01603</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a5b9c89e282c83b438ddd5546897b6ced">port1</a>                        : 16;
<a name="l01604"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a69b1c428a068cfab7e9ae14f1ba93d35">01604</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a69b1c428a068cfab7e9ae14f1ba93d35">port2</a>                        : 16;
<a name="l01605"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a45dc292436fe5f0170534cbf5b5189ea">01605</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html#a45dc292436fe5f0170534cbf5b5189ea">port3</a>                        : 16;
<a name="l01606"></a>01606 <span class="preprocessor">#endif</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html#a28fa8d196d05b49fda097485f7c3f516">s</a>;
<a name="l01608"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html#a0f2f6b918471a2c3478a8d07d57419a0">01608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__rderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__rderr__uflow__jtag__s.html">cvmx_mhbwx_abx_sltx_rderr_uflow_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html#a0f2f6b918471a2c3478a8d07d57419a0">cnf75xx</a>;
<a name="l01609"></a>01609 };
<a name="l01610"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a4dc7ce256e73f0b24ed06825e2390f34">01610</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_uflow_jtag">cvmx_mhbwx_abx_sltx_rderr_uflow_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__rderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_rderr_uflow_jtag">cvmx_mhbwx_abx_sltx_rderr_uflow_jtag_t</a>;
<a name="l01611"></a>01611 <span class="comment"></span>
<a name="l01612"></a>01612 <span class="comment">/**</span>
<a name="l01613"></a>01613 <span class="comment"> * cvmx_mhbw#_ab#_slt#_wderr_oflow_jtag</span>
<a name="l01614"></a>01614 <span class="comment"> *</span>
<a name="l01615"></a>01615 <span class="comment"> * These registers record the job tag when a write DMA overflow occurs for a</span>
<a name="l01616"></a>01616 <span class="comment"> * given slot on a given HAB. Write errors are always recorded correctly.</span>
<a name="l01617"></a>01617 <span class="comment"> */</span>
<a name="l01618"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html">01618</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_oflow_jtag">cvmx_mhbwx_abx_sltx_wderr_oflow_jtag</a> {
<a name="l01619"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html#ae0313a71a1b71b7b954b19052a22c9aa">01619</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html#ae0313a71a1b71b7b954b19052a22c9aa">u64</a>;
<a name="l01620"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html">01620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html">cvmx_mhbwx_abx_sltx_wderr_oflow_jtag_s</a> {
<a name="l01621"></a>01621 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#ab5d6e8efea4ec21c5ca98798267f0c6b">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 3. */</span>
<a name="l01623"></a>01623     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#af7f170fa26da1827d810470665dfc7d7">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 2. */</span>
<a name="l01624"></a>01624     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a326ad949ad5f6a5056724373799432c4">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 1. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a8e71762936ab16d7190c484a19e16f16">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read overflow occurred on port 0. */</span>
<a name="l01626"></a>01626 <span class="preprocessor">#else</span>
<a name="l01627"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a8e71762936ab16d7190c484a19e16f16">01627</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a8e71762936ab16d7190c484a19e16f16">port0</a>                        : 16;
<a name="l01628"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a326ad949ad5f6a5056724373799432c4">01628</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#a326ad949ad5f6a5056724373799432c4">port1</a>                        : 16;
<a name="l01629"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#af7f170fa26da1827d810470665dfc7d7">01629</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#af7f170fa26da1827d810470665dfc7d7">port2</a>                        : 16;
<a name="l01630"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#ab5d6e8efea4ec21c5ca98798267f0c6b">01630</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html#ab5d6e8efea4ec21c5ca98798267f0c6b">port3</a>                        : 16;
<a name="l01631"></a>01631 <span class="preprocessor">#endif</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html#a93fb7ccadabba985ec8c9027f210bea7">s</a>;
<a name="l01633"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html#abdbba4d7bc7b1187869e344a6a16583a">01633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__oflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__oflow__jtag__s.html">cvmx_mhbwx_abx_sltx_wderr_oflow_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html#abdbba4d7bc7b1187869e344a6a16583a">cnf75xx</a>;
<a name="l01634"></a>01634 };
<a name="l01635"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1b315ff2e87caa2b605a4bb4c6b49df8">01635</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_oflow_jtag">cvmx_mhbwx_abx_sltx_wderr_oflow_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__oflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_oflow_jtag">cvmx_mhbwx_abx_sltx_wderr_oflow_jtag_t</a>;
<a name="l01636"></a>01636 <span class="comment"></span>
<a name="l01637"></a>01637 <span class="comment">/**</span>
<a name="l01638"></a>01638 <span class="comment"> * cvmx_mhbw#_ab#_slt#_wderr_uflow_jtag</span>
<a name="l01639"></a>01639 <span class="comment"> *</span>
<a name="l01640"></a>01640 <span class="comment"> * These registers record the job tag when a write DMA overflow occurs for a</span>
<a name="l01641"></a>01641 <span class="comment"> * given slot on a given HAB. Write errors are always recorded correctly.</span>
<a name="l01642"></a>01642 <span class="comment"> */</span>
<a name="l01643"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html">01643</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_uflow_jtag">cvmx_mhbwx_abx_sltx_wderr_uflow_jtag</a> {
<a name="l01644"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html#a60460da0edb8286fdf717db365e112c4">01644</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html#a60460da0edb8286fdf717db365e112c4">u64</a>;
<a name="l01645"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html">01645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html">cvmx_mhbwx_abx_sltx_wderr_uflow_jtag_s</a> {
<a name="l01646"></a>01646 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#ab81e1e47b29d3677465ed916d9e52ec9">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01648"></a>01648     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#adc9f6cf25da80a59810e587648eaf50e">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01649"></a>01649     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a6e688d1ba4b430023a474aea941e751d">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01650"></a>01650     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a517a5f7341dbf121f4e6a9740418bee6">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01651"></a>01651 <span class="preprocessor">#else</span>
<a name="l01652"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a517a5f7341dbf121f4e6a9740418bee6">01652</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a517a5f7341dbf121f4e6a9740418bee6">port0</a>                        : 16;
<a name="l01653"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a6e688d1ba4b430023a474aea941e751d">01653</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#a6e688d1ba4b430023a474aea941e751d">port1</a>                        : 16;
<a name="l01654"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#adc9f6cf25da80a59810e587648eaf50e">01654</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#adc9f6cf25da80a59810e587648eaf50e">port2</a>                        : 16;
<a name="l01655"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#ab81e1e47b29d3677465ed916d9e52ec9">01655</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html#ab81e1e47b29d3677465ed916d9e52ec9">port3</a>                        : 16;
<a name="l01656"></a>01656 <span class="preprocessor">#endif</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html#a4ad1b530692e84196aa2537aba3330e1">s</a>;
<a name="l01658"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html#a5d79b477aa81d73adb5c8e1ef9d52b1a">01658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wderr__uflow__jtag_1_1cvmx__mhbwx__abx__sltx__wderr__uflow__jtag__s.html">cvmx_mhbwx_abx_sltx_wderr_uflow_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html#a5d79b477aa81d73adb5c8e1ef9d52b1a">cnf75xx</a>;
<a name="l01659"></a>01659 };
<a name="l01660"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ad39adb3df036e377a9925a9a16f69ef3">01660</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_uflow_jtag">cvmx_mhbwx_abx_sltx_wderr_uflow_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wderr__uflow__jtag.html" title="cvmx_mhbw::_ab::_slt::_wderr_uflow_jtag">cvmx_mhbwx_abx_sltx_wderr_uflow_jtag_t</a>;
<a name="l01661"></a>01661 <span class="comment"></span>
<a name="l01662"></a>01662 <span class="comment">/**</span>
<a name="l01663"></a>01663 <span class="comment"> * cvmx_mhbw#_ab#_slt#_wr_fat_jtag</span>
<a name="l01664"></a>01664 <span class="comment"> *</span>
<a name="l01665"></a>01665 <span class="comment"> * These registers record the job tag when a write DMA receives a response</span>
<a name="l01666"></a>01666 <span class="comment"> * indicating a fatal error. Errors are reported for the specific HAB and slot</span>
<a name="l01667"></a>01667 <span class="comment"> * that received the error.</span>
<a name="l01668"></a>01668 <span class="comment"> */</span>
<a name="l01669"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html">01669</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_fat_jtag">cvmx_mhbwx_abx_sltx_wr_fat_jtag</a> {
<a name="l01670"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html#a8dded9a257c9fd0ff903bc3fe4467435">01670</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html#a8dded9a257c9fd0ff903bc3fe4467435">u64</a>;
<a name="l01671"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html">01671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_wr_fat_jtag_s</a> {
<a name="l01672"></a>01672 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a28f8127b451512f304b648089b52d9e7">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01674"></a>01674     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#ab558b4718c875f73d8b19b59a677f2f1">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01675"></a>01675     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a51e297f793c5f78617fdd4f644ee0727">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01676"></a>01676     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a009eed811c0c27b4bc5009d43adfdea7">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#else</span>
<a name="l01678"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a009eed811c0c27b4bc5009d43adfdea7">01678</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a009eed811c0c27b4bc5009d43adfdea7">port0</a>                        : 16;
<a name="l01679"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a51e297f793c5f78617fdd4f644ee0727">01679</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a51e297f793c5f78617fdd4f644ee0727">port1</a>                        : 16;
<a name="l01680"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#ab558b4718c875f73d8b19b59a677f2f1">01680</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#ab558b4718c875f73d8b19b59a677f2f1">port2</a>                        : 16;
<a name="l01681"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a28f8127b451512f304b648089b52d9e7">01681</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html#a28f8127b451512f304b648089b52d9e7">port3</a>                        : 16;
<a name="l01682"></a>01682 <span class="preprocessor">#endif</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html#a76f5c595ba5d95578caaddd276fbc4fd">s</a>;
<a name="l01684"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html#a56a960d89a31daa3e1e3efa6d4391aa6">01684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__fat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__fat__jtag__s.html">cvmx_mhbwx_abx_sltx_wr_fat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html#a56a960d89a31daa3e1e3efa6d4391aa6">cnf75xx</a>;
<a name="l01685"></a>01685 };
<a name="l01686"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aefac1f955b525f27ebad66a04d8ef658">01686</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_fat_jtag">cvmx_mhbwx_abx_sltx_wr_fat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__fat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_fat_jtag">cvmx_mhbwx_abx_sltx_wr_fat_jtag_t</a>;
<a name="l01687"></a>01687 <span class="comment"></span>
<a name="l01688"></a>01688 <span class="comment">/**</span>
<a name="l01689"></a>01689 <span class="comment"> * cvmx_mhbw#_ab#_slt#_wr_nfat_jtag</span>
<a name="l01690"></a>01690 <span class="comment"> *</span>
<a name="l01691"></a>01691 <span class="comment"> * These registers record the job tag when a write DMA receives a response</span>
<a name="l01692"></a>01692 <span class="comment"> * indicating a nonfatal error. Errors are reported for the specific HAB and slot</span>
<a name="l01693"></a>01693 <span class="comment"> * that received the error.</span>
<a name="l01694"></a>01694 <span class="comment"> */</span>
<a name="l01695"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html">01695</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_nfat_jtag">cvmx_mhbwx_abx_sltx_wr_nfat_jtag</a> {
<a name="l01696"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html#a2d42df597a125b569b3abc87a23cca51">01696</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html#a2d42df597a125b569b3abc87a23cca51">u64</a>;
<a name="l01697"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_wr_nfat_jtag_s</a> {
<a name="l01698"></a>01698 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#a3aabd6b86370bfd900bd7edc358bbfe1">port3</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 3. */</span>
<a name="l01700"></a>01700     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aeab434bb814d9acabc67cc2d2f483ac3">port2</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 2. */</span>
<a name="l01701"></a>01701     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aa670791717605f59e8e753a200ade195">port1</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 1. */</span>
<a name="l01702"></a>01702     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aebb81abcd0480af2da37be4a34ba2cec">port0</a>                        : 16; <span class="comment">/**&lt; The job tag when a read underflow occurred on port 0. */</span>
<a name="l01703"></a>01703 <span class="preprocessor">#else</span>
<a name="l01704"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aebb81abcd0480af2da37be4a34ba2cec">01704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aebb81abcd0480af2da37be4a34ba2cec">port0</a>                        : 16;
<a name="l01705"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aa670791717605f59e8e753a200ade195">01705</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aa670791717605f59e8e753a200ade195">port1</a>                        : 16;
<a name="l01706"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aeab434bb814d9acabc67cc2d2f483ac3">01706</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#aeab434bb814d9acabc67cc2d2f483ac3">port2</a>                        : 16;
<a name="l01707"></a><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#a3aabd6b86370bfd900bd7edc358bbfe1">01707</a>     uint64_t <a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html#a3aabd6b86370bfd900bd7edc358bbfe1">port3</a>                        : 16;
<a name="l01708"></a>01708 <span class="preprocessor">#endif</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html#a0b8a23cea7db00e20b6a67ee9d1e28a7">s</a>;
<a name="l01710"></a><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html#abaf3f547273f077b6d7ad88b26b8e75e">01710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__abx__sltx__wr__nfat__jtag_1_1cvmx__mhbwx__abx__sltx__wr__nfat__jtag__s.html">cvmx_mhbwx_abx_sltx_wr_nfat_jtag_s</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html#abaf3f547273f077b6d7ad88b26b8e75e">cnf75xx</a>;
<a name="l01711"></a>01711 };
<a name="l01712"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a7bdf787ab15618b72e27c8eaa9ae997f">01712</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_nfat_jtag">cvmx_mhbwx_abx_sltx_wr_nfat_jtag</a> <a class="code" href="unioncvmx__mhbwx__abx__sltx__wr__nfat__jtag.html" title="cvmx_mhbw::_ab::_slt::_wr_nfat_jtag">cvmx_mhbwx_abx_sltx_wr_nfat_jtag_t</a>;
<a name="l01713"></a>01713 <span class="comment"></span>
<a name="l01714"></a>01714 <span class="comment">/**</span>
<a name="l01715"></a>01715 <span class="comment"> * cvmx_mhbw#_cfg</span>
<a name="l01716"></a>01716 <span class="comment"> *</span>
<a name="l01717"></a>01717 <span class="comment"> * These registers specify the clock, reset and priority configuration of</span>
<a name="l01718"></a>01718 <span class="comment"> * each MHAB.</span>
<a name="l01719"></a>01719 <span class="comment"> */</span>
<a name="l01720"></a><a class="code" href="unioncvmx__mhbwx__cfg.html">01720</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__cfg.html" title="cvmx_mhbw::_cfg">cvmx_mhbwx_cfg</a> {
<a name="l01721"></a><a class="code" href="unioncvmx__mhbwx__cfg.html#a19db9c4e8e06189ec5cee764480088e0">01721</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__cfg.html#a19db9c4e8e06189ec5cee764480088e0">u64</a>;
<a name="l01722"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html">01722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html">cvmx_mhbwx_cfg_s</a> {
<a name="l01723"></a>01723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abaf6e919a5d10c8a06a30947becec2b8">reserved_51_63</a>               : 13;
<a name="l01725"></a>01725     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#acc6549a48d30c4b22a483c3ba949fab9">mhbw_done</a>                    : 1;  <span class="comment">/**&lt; Indicates the MHBW has been disabled and has finished clearing all</span>
<a name="l01726"></a>01726 <span class="comment">                                                         internal state. When resetting the MHBW, software must wait until this</span>
<a name="l01727"></a>01727 <span class="comment">                                                         bit is set before re-enabling the MHBW via MHBW()_CFG[ENA]. */</span>
<a name="l01728"></a>01728     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a2cf2cd6d84aaa9866101bfd1fa8322be">ab_done</a>                      : 4;  <span class="comment">/**&lt; For each HAB, these bits indicate when it has been disabled and</span>
<a name="l01729"></a>01729 <span class="comment">                                                         all associated state has been cleared. When resetting a HAB, software</span>
<a name="l01730"></a>01730 <span class="comment">                                                         must wait until the corresponding bit is set before re-enabling a HAB</span>
<a name="l01731"></a>01731 <span class="comment">                                                         using MHBW()_CFG[AB_ENA]. */</span>
<a name="l01732"></a>01732     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abec4a50f0df6a36e3b8bfc2ed9f22b19">reserved_29_45</a>               : 17;
<a name="l01733"></a>01733     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4fd072d06180ebdcf9f9910e55352834">mhbw_stopped</a>                 : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01734"></a>01734     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1718c5382bf4ca0b5b1a20ec5bfa885">ab_stopped</a>                   : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l01735"></a>01735     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ad82fa19ddb2ff0f1ac95ca9698f4a156">ab_busy</a>                      : 4;  <span class="comment">/**&lt; Each bit, when set to 1, indicates a HAB is busy processing a job. */</span>
<a name="l01736"></a>01736     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6ad42aeb2ba0fda738b3ba8ca8364d52">ab_ena</a>                       : 4;  <span class="comment">/**&lt; Enable or disable each HAB. HABs must be disabled one at a time. When</span>
<a name="l01737"></a>01737 <span class="comment">                                                         a HAB is disabled, software must wait until the corresponding bit in</span>
<a name="l01738"></a>01738 <span class="comment">                                                         MHBW()_CFG[AB_DONE] is set before disabling the next HAB, or before</span>
<a name="l01739"></a>01739 <span class="comment">                                                         re-enabling a HAB. */</span>
<a name="l01740"></a>01740     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7b6374f82163e66b253b3dc268570f3e">ab_clk_gating_ena</a>            : 4;  <span class="comment">/**&lt; When set, each bit enables automatic clock gating for one HAB. This</span>
<a name="l01741"></a>01741 <span class="comment">                                                         will automatically turn off the clock to a HAB when it does not have</span>
<a name="l01742"></a>01742 <span class="comment">                                                         any jobs to process. When a bit is cleared to zero, the clock for the corresponding</span>
<a name="l01743"></a>01743 <span class="comment">                                                         HAB will always be cycled, even when the HAB has no jobs assigned. */</span>
<a name="l01744"></a>01744     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6be5b241795b4a5623714fbbd778b103">ab_clk_toggle_flp_rst_n</a>      : 4;  <span class="comment">/**&lt; This set of bits, specifies the active low reset to toggle flop of the integrated clock</span>
<a name="l01745"></a>01745 <span class="comment">                                                         gating (ICG) cell, for clock predictability corresponding to each AB. This is used for</span>
<a name="l01746"></a>01746 <span class="comment">                                                         AB&apos;s, which work in a different clock domain than the MHBW. */</span>
<a name="l01747"></a>01747     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a8fa0ada8387eab9ae1cd0202b22b2dbe">ab_clk_ena</a>                   : 4;  <span class="comment">/**&lt; When set, each bit enables the conditional clock to one HAB. When a</span>
<a name="l01748"></a>01748 <span class="comment">                                                         bit is cleared to zero, the corresponding HAB will receive no clock. */</span>
<a name="l01749"></a>01749     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ab35b936dce1e471d7d7a44ab53d78e87">reserved_3_3</a>                 : 1;
<a name="l01750"></a>01750     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4ab35533aa48cfbb08e720700d4ebc30">job_slot_ena</a>                 : 1;  <span class="comment">/**&lt; Enable job pipelining.</span>
<a name="l01751"></a>01751 <span class="comment">                                                         0 = Jobs are only scheduled to slot 0 for each HAB.</span>
<a name="l01752"></a>01752 <span class="comment">                                                         1 = Jobs are scheduled to all slots supported by the HAB, allowing</span>
<a name="l01753"></a>01753 <span class="comment">                                                         multiple jobs to be active at once.</span>
<a name="l01754"></a>01754 <span class="comment">                                                         Note that software must ensure the MHBW is in an idle state, i.e, no</span>
<a name="l01755"></a>01755 <span class="comment">                                                         active or pending jobs, before setting this bit. */</span>
<a name="l01756"></a>01756     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7e65cc80f0aef254692f0c49c8365aec">ena</a>                          : 1;  <span class="comment">/**&lt; When set enables the MHBW. When cleared to zero, disables the MHBW.</span>
<a name="l01757"></a>01757 <span class="comment">                                                         Note that all HABs must be disabled using MHBW()_CFG[AB_ENA] before</span>
<a name="l01758"></a>01758 <span class="comment">                                                         disabling the MHBW.</span>
<a name="l01759"></a>01759 <span class="comment">                                                         While disabled, any jobs scheduled to the MHAB will be dropped.</span>
<a name="l01760"></a>01760 <span class="comment">                                                         After disabling the MHBW, software must wait until</span>
<a name="l01761"></a>01761 <span class="comment">                                                         MHBW()_CFG[MHBW_DONE] is set before re-enabling it. */</span>
<a name="l01762"></a>01762     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1901914ee4adc8d3d682a1a64b3528d">clk_ena</a>                      : 1;  <span class="comment">/**&lt; When set, enables the MHBW conditional clock. */</span>
<a name="l01763"></a>01763 <span class="preprocessor">#else</span>
<a name="l01764"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1901914ee4adc8d3d682a1a64b3528d">01764</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1901914ee4adc8d3d682a1a64b3528d">clk_ena</a>                      : 1;
<a name="l01765"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7e65cc80f0aef254692f0c49c8365aec">01765</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7e65cc80f0aef254692f0c49c8365aec">ena</a>                          : 1;
<a name="l01766"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4ab35533aa48cfbb08e720700d4ebc30">01766</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4ab35533aa48cfbb08e720700d4ebc30">job_slot_ena</a>                 : 1;
<a name="l01767"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ab35b936dce1e471d7d7a44ab53d78e87">01767</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ab35b936dce1e471d7d7a44ab53d78e87">reserved_3_3</a>                 : 1;
<a name="l01768"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a8fa0ada8387eab9ae1cd0202b22b2dbe">01768</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a8fa0ada8387eab9ae1cd0202b22b2dbe">ab_clk_ena</a>                   : 4;
<a name="l01769"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6be5b241795b4a5623714fbbd778b103">01769</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6be5b241795b4a5623714fbbd778b103">ab_clk_toggle_flp_rst_n</a>      : 4;
<a name="l01770"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7b6374f82163e66b253b3dc268570f3e">01770</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a7b6374f82163e66b253b3dc268570f3e">ab_clk_gating_ena</a>            : 4;
<a name="l01771"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6ad42aeb2ba0fda738b3ba8ca8364d52">01771</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a6ad42aeb2ba0fda738b3ba8ca8364d52">ab_ena</a>                       : 4;
<a name="l01772"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ad82fa19ddb2ff0f1ac95ca9698f4a156">01772</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ad82fa19ddb2ff0f1ac95ca9698f4a156">ab_busy</a>                      : 4;
<a name="l01773"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1718c5382bf4ca0b5b1a20ec5bfa885">01773</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#ac1718c5382bf4ca0b5b1a20ec5bfa885">ab_stopped</a>                   : 4;
<a name="l01774"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4fd072d06180ebdcf9f9910e55352834">01774</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a4fd072d06180ebdcf9f9910e55352834">mhbw_stopped</a>                 : 1;
<a name="l01775"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abec4a50f0df6a36e3b8bfc2ed9f22b19">01775</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abec4a50f0df6a36e3b8bfc2ed9f22b19">reserved_29_45</a>               : 17;
<a name="l01776"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a2cf2cd6d84aaa9866101bfd1fa8322be">01776</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#a2cf2cd6d84aaa9866101bfd1fa8322be">ab_done</a>                      : 4;
<a name="l01777"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#acc6549a48d30c4b22a483c3ba949fab9">01777</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#acc6549a48d30c4b22a483c3ba949fab9">mhbw_done</a>                    : 1;
<a name="l01778"></a><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abaf6e919a5d10c8a06a30947becec2b8">01778</a>     uint64_t <a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html#abaf6e919a5d10c8a06a30947becec2b8">reserved_51_63</a>               : 13;
<a name="l01779"></a>01779 <span class="preprocessor">#endif</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__cfg.html#a7321bf70ce03f5563cdd88648b8f6db0">s</a>;
<a name="l01781"></a><a class="code" href="unioncvmx__mhbwx__cfg.html#a8cc8d23b3c63e2bb8ecee5ed51dd453a">01781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__cfg_1_1cvmx__mhbwx__cfg__s.html">cvmx_mhbwx_cfg_s</a>               <a class="code" href="unioncvmx__mhbwx__cfg.html#a8cc8d23b3c63e2bb8ecee5ed51dd453a">cnf75xx</a>;
<a name="l01782"></a>01782 };
<a name="l01783"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#af97378080121af5be3e15eb1eb3bd19f">01783</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__cfg.html" title="cvmx_mhbw::_cfg">cvmx_mhbwx_cfg</a> <a class="code" href="unioncvmx__mhbwx__cfg.html" title="cvmx_mhbw::_cfg">cvmx_mhbwx_cfg_t</a>;
<a name="l01784"></a>01784 <span class="comment"></span>
<a name="l01785"></a>01785 <span class="comment">/**</span>
<a name="l01786"></a>01786 <span class="comment"> * cvmx_mhbw#_dma_error_jce_w0</span>
<a name="l01787"></a>01787 <span class="comment"> *</span>
<a name="l01788"></a>01788 <span class="comment"> * This register specifies the low 64 bits of a PSM command issued when the</span>
<a name="l01789"></a>01789 <span class="comment"> * MHBW has a DMA error.</span>
<a name="l01790"></a>01790 <span class="comment"> */</span>
<a name="l01791"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html">01791</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html" title="cvmx_mhbw::_dma_error_jce_w0">cvmx_mhbwx_dma_error_jce_w0</a> {
<a name="l01792"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html#ae8731de1bea3ce58ae1317f87bc33b12">01792</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html#ae8731de1bea3ce58ae1317f87bc33b12">u64</a>;
<a name="l01793"></a><a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html">cvmx_mhbwx_dma_error_jce_w0_s</a> {
<a name="l01794"></a>01794 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html#ae9e6bb2e4665fb255cfdeea558597cbb">ls_word</a>                      : 64; <span class="comment">/**&lt; The first word of the PSM command to send on a DMA error. */</span>
<a name="l01796"></a>01796 <span class="preprocessor">#else</span>
<a name="l01797"></a><a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html#ae9e6bb2e4665fb255cfdeea558597cbb">01797</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html#ae9e6bb2e4665fb255cfdeea558597cbb">ls_word</a>                      : 64;
<a name="l01798"></a>01798 <span class="preprocessor">#endif</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html#a47268d15b7865711e06c8230b83d32ba">s</a>;
<a name="l01800"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html#ad1d5a6d2d9a923df31ef2f8ddb06000b">01800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__dma__error__jce__w0_1_1cvmx__mhbwx__dma__error__jce__w0__s.html">cvmx_mhbwx_dma_error_jce_w0_s</a>  <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html#ad1d5a6d2d9a923df31ef2f8ddb06000b">cnf75xx</a>;
<a name="l01801"></a>01801 };
<a name="l01802"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ad64c50dcd187d9c88ddebc85d6b2a37d">01802</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html" title="cvmx_mhbw::_dma_error_jce_w0">cvmx_mhbwx_dma_error_jce_w0</a> <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w0.html" title="cvmx_mhbw::_dma_error_jce_w0">cvmx_mhbwx_dma_error_jce_w0_t</a>;
<a name="l01803"></a>01803 <span class="comment"></span>
<a name="l01804"></a>01804 <span class="comment">/**</span>
<a name="l01805"></a>01805 <span class="comment"> * cvmx_mhbw#_dma_error_jce_w1</span>
<a name="l01806"></a>01806 <span class="comment"> *</span>
<a name="l01807"></a>01807 <span class="comment"> * This register specifies the high 64 bits of a PSM command issued when the</span>
<a name="l01808"></a>01808 <span class="comment"> * MHBW has a DMA error.</span>
<a name="l01809"></a>01809 <span class="comment"> */</span>
<a name="l01810"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html">01810</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html" title="cvmx_mhbw::_dma_error_jce_w1">cvmx_mhbwx_dma_error_jce_w1</a> {
<a name="l01811"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html#a48935bfed81953536f567c1e1953a129">01811</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html#a48935bfed81953536f567c1e1953a129">u64</a>;
<a name="l01812"></a><a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html">01812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html">cvmx_mhbwx_dma_error_jce_w1_s</a> {
<a name="l01813"></a>01813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html#a982894be867bfddcd7aa38219b227a83">ls_word</a>                      : 64; <span class="comment">/**&lt; The second word of the PSM command to send on a DMA error. */</span>
<a name="l01815"></a>01815 <span class="preprocessor">#else</span>
<a name="l01816"></a><a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html#a982894be867bfddcd7aa38219b227a83">01816</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html#a982894be867bfddcd7aa38219b227a83">ls_word</a>                      : 64;
<a name="l01817"></a>01817 <span class="preprocessor">#endif</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html#aea28b4fb292f6cde0d96a0432c913132">s</a>;
<a name="l01819"></a><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html#a45aa1e3d0203896ee8c783dfe745f41d">01819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__dma__error__jce__w1_1_1cvmx__mhbwx__dma__error__jce__w1__s.html">cvmx_mhbwx_dma_error_jce_w1_s</a>  <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html#a45aa1e3d0203896ee8c783dfe745f41d">cnf75xx</a>;
<a name="l01820"></a>01820 };
<a name="l01821"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a28fa0a2fa505ed9af3ba8359828c3244">01821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html" title="cvmx_mhbw::_dma_error_jce_w1">cvmx_mhbwx_dma_error_jce_w1</a> <a class="code" href="unioncvmx__mhbwx__dma__error__jce__w1.html" title="cvmx_mhbw::_dma_error_jce_w1">cvmx_mhbwx_dma_error_jce_w1_t</a>;
<a name="l01822"></a>01822 <span class="comment"></span>
<a name="l01823"></a>01823 <span class="comment">/**</span>
<a name="l01824"></a>01824 <span class="comment"> * cvmx_mhbw#_eco</span>
<a name="l01825"></a>01825 <span class="comment"> */</span>
<a name="l01826"></a><a class="code" href="unioncvmx__mhbwx__eco.html">01826</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__eco.html" title="cvmx_mhbw::_eco">cvmx_mhbwx_eco</a> {
<a name="l01827"></a><a class="code" href="unioncvmx__mhbwx__eco.html#a0e27a079d16937d3996c9b9cd5f801cc">01827</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__eco.html#a0e27a079d16937d3996c9b9cd5f801cc">u64</a>;
<a name="l01828"></a><a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html">01828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html">cvmx_mhbwx_eco_s</a> {
<a name="l01829"></a>01829 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01830"></a>01830 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html#a00934c8b730d5d02ae50ddd159884a3e">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l01831"></a>01831 <span class="preprocessor">#else</span>
<a name="l01832"></a><a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html#a00934c8b730d5d02ae50ddd159884a3e">01832</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html#a00934c8b730d5d02ae50ddd159884a3e">eco_rw</a>                       : 64;
<a name="l01833"></a>01833 <span class="preprocessor">#endif</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__eco.html#a6584b570e9a9d2c500bae2a5800788b6">s</a>;
<a name="l01835"></a><a class="code" href="unioncvmx__mhbwx__eco.html#a6b56b189a30b8fb424f933fc22875f4e">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__eco_1_1cvmx__mhbwx__eco__s.html">cvmx_mhbwx_eco_s</a>               <a class="code" href="unioncvmx__mhbwx__eco.html#a6b56b189a30b8fb424f933fc22875f4e">cnf75xx</a>;
<a name="l01836"></a>01836 };
<a name="l01837"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae5457839f1bbeccebb1dea1a5c26ed59">01837</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__eco.html" title="cvmx_mhbw::_eco">cvmx_mhbwx_eco</a> <a class="code" href="unioncvmx__mhbwx__eco.html" title="cvmx_mhbw::_eco">cvmx_mhbwx_eco_t</a>;
<a name="l01838"></a>01838 <span class="comment"></span>
<a name="l01839"></a>01839 <span class="comment">/**</span>
<a name="l01840"></a>01840 <span class="comment"> * cvmx_mhbw#_err_stat0</span>
<a name="l01841"></a>01841 <span class="comment"> *</span>
<a name="l01842"></a>01842 <span class="comment"> * These registers count fatal and nonfatal errors (excluding ECC errors in</span>
<a name="l01843"></a>01843 <span class="comment"> * MHBW memories). Note that if multiple HABs have errors in the exact same</span>
<a name="l01844"></a>01844 <span class="comment"> * cycle, only one is counted. Both counters wrap to zero at 2^32.</span>
<a name="l01845"></a>01845 <span class="comment"> */</span>
<a name="l01846"></a><a class="code" href="unioncvmx__mhbwx__err__stat0.html">01846</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__err__stat0.html" title="cvmx_mhbw::_err_stat0">cvmx_mhbwx_err_stat0</a> {
<a name="l01847"></a><a class="code" href="unioncvmx__mhbwx__err__stat0.html#a671e6cadb2faa79035b583f2b360b05d">01847</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__err__stat0.html#a671e6cadb2faa79035b583f2b360b05d">u64</a>;
<a name="l01848"></a><a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html">01848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html">cvmx_mhbwx_err_stat0_s</a> {
<a name="l01849"></a>01849 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#a8313dd9f93140d4579f1432143ac4516">nfat_err_stat</a>                : 32; <span class="comment">/**&lt; Count of nonfatal errors. */</span>
<a name="l01851"></a>01851     uint64_t <a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#ab3737f46e1a7882d667d1ee2d3cb7a5f">fat_err_stat</a>                 : 32; <span class="comment">/**&lt; Count of fatal errors. */</span>
<a name="l01852"></a>01852 <span class="preprocessor">#else</span>
<a name="l01853"></a><a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#ab3737f46e1a7882d667d1ee2d3cb7a5f">01853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#ab3737f46e1a7882d667d1ee2d3cb7a5f">fat_err_stat</a>                 : 32;
<a name="l01854"></a><a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#a8313dd9f93140d4579f1432143ac4516">01854</a>     uint64_t <a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html#a8313dd9f93140d4579f1432143ac4516">nfat_err_stat</a>                : 32;
<a name="l01855"></a>01855 <span class="preprocessor">#endif</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__err__stat0.html#a0d2d421da860da2eac07140e8840ecce">s</a>;
<a name="l01857"></a><a class="code" href="unioncvmx__mhbwx__err__stat0.html#ae1ca702b673e04a861f17ef366ff7711">01857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__err__stat0_1_1cvmx__mhbwx__err__stat0__s.html">cvmx_mhbwx_err_stat0_s</a>         <a class="code" href="unioncvmx__mhbwx__err__stat0.html#ae1ca702b673e04a861f17ef366ff7711">cnf75xx</a>;
<a name="l01858"></a>01858 };
<a name="l01859"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a4b10d552e5bf36389a5d70d158aa12f9">01859</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__err__stat0.html" title="cvmx_mhbw::_err_stat0">cvmx_mhbwx_err_stat0</a> <a class="code" href="unioncvmx__mhbwx__err__stat0.html" title="cvmx_mhbw::_err_stat0">cvmx_mhbwx_err_stat0_t</a>;
<a name="l01860"></a>01860 <span class="comment"></span>
<a name="l01861"></a>01861 <span class="comment">/**</span>
<a name="l01862"></a>01862 <span class="comment"> * cvmx_mhbw#_err_stat1</span>
<a name="l01863"></a>01863 <span class="comment"> *</span>
<a name="l01864"></a>01864 <span class="comment"> * These registers count DMA errors for each MHAB. Note that if errors are</span>
<a name="l01865"></a>01865 <span class="comment"> * reported on multiple ports, or for multiple HABs in the same cycle, then</span>
<a name="l01866"></a>01866 <span class="comment"> * only one error is counted. The counter wraps to zero at 2^32.</span>
<a name="l01867"></a>01867 <span class="comment"> */</span>
<a name="l01868"></a><a class="code" href="unioncvmx__mhbwx__err__stat1.html">01868</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__err__stat1.html" title="cvmx_mhbw::_err_stat1">cvmx_mhbwx_err_stat1</a> {
<a name="l01869"></a><a class="code" href="unioncvmx__mhbwx__err__stat1.html#a58e974cdcecc51b08619462be59ad5af">01869</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__err__stat1.html#a58e974cdcecc51b08619462be59ad5af">u64</a>;
<a name="l01870"></a><a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html">01870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html">cvmx_mhbwx_err_stat1_s</a> {
<a name="l01871"></a>01871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#a4f2930e47548323c25cab183d6639b1e">reserved_32_63</a>               : 32;
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#aaf3b969f6fc96b79e19ffab72224feab">dma_err_stat</a>                 : 32; <span class="comment">/**&lt; Count of DMA errors. */</span>
<a name="l01874"></a>01874 <span class="preprocessor">#else</span>
<a name="l01875"></a><a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#aaf3b969f6fc96b79e19ffab72224feab">01875</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#aaf3b969f6fc96b79e19ffab72224feab">dma_err_stat</a>                 : 32;
<a name="l01876"></a><a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#a4f2930e47548323c25cab183d6639b1e">01876</a>     uint64_t <a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html#a4f2930e47548323c25cab183d6639b1e">reserved_32_63</a>               : 32;
<a name="l01877"></a>01877 <span class="preprocessor">#endif</span>
<a name="l01878"></a>01878 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__err__stat1.html#a4d90ffab14250ca39de766552f669085">s</a>;
<a name="l01879"></a><a class="code" href="unioncvmx__mhbwx__err__stat1.html#ad7c04af01fb9529fa25025b93ee2bc08">01879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__err__stat1_1_1cvmx__mhbwx__err__stat1__s.html">cvmx_mhbwx_err_stat1_s</a>         <a class="code" href="unioncvmx__mhbwx__err__stat1.html#ad7c04af01fb9529fa25025b93ee2bc08">cnf75xx</a>;
<a name="l01880"></a>01880 };
<a name="l01881"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1ea3fe2ef6aa7317009b3e0418af48db">01881</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__err__stat1.html" title="cvmx_mhbw::_err_stat1">cvmx_mhbwx_err_stat1</a> <a class="code" href="unioncvmx__mhbwx__err__stat1.html" title="cvmx_mhbw::_err_stat1">cvmx_mhbwx_err_stat1_t</a>;
<a name="l01882"></a>01882 <span class="comment"></span>
<a name="l01883"></a>01883 <span class="comment">/**</span>
<a name="l01884"></a>01884 <span class="comment"> * cvmx_mhbw#_ext#_mem_bist_status</span>
<a name="l01885"></a>01885 <span class="comment"> *</span>
<a name="l01886"></a>01886 <span class="comment"> * These registers provide BIST status for HAB memories for specific</span>
<a name="l01887"></a>01887 <span class="comment"> * HABs that do not have internal BIST registers.  Each bit is the BIST</span>
<a name="l01888"></a>01888 <span class="comment"> * result of an individual memory (per bit, 0 = pass (or never run) and 1 =</span>
<a name="l01889"></a>01889 <span class="comment"> * fail).</span>
<a name="l01890"></a>01890 <span class="comment"> */</span>
<a name="l01891"></a><a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html">01891</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html" title="cvmx_mhbw::_ext::_mem_bist_status">cvmx_mhbwx_extx_mem_bist_status</a> {
<a name="l01892"></a><a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html#aa2059c982d3a6d652b82bacf2e212e4c">01892</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html#aa2059c982d3a6d652b82bacf2e212e4c">u64</a>;
<a name="l01893"></a><a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html">01893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html">cvmx_mhbwx_extx_mem_bist_status_s</a> {
<a name="l01894"></a>01894 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html#a032649680e3f8957efc5ea97c9b6ee09">ext</a>                          : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l01896"></a>01896 <span class="preprocessor">#else</span>
<a name="l01897"></a><a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html#a032649680e3f8957efc5ea97c9b6ee09">01897</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html#a032649680e3f8957efc5ea97c9b6ee09">ext</a>                          : 64;
<a name="l01898"></a>01898 <span class="preprocessor">#endif</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html#adea0502ea4ca6fd1b206f5ac13ed41ba">s</a>;
<a name="l01900"></a><a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html#a3076cb315d6b4f0ed547225ec698c63c">01900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__extx__mem__bist__status_1_1cvmx__mhbwx__extx__mem__bist__status__s.html">cvmx_mhbwx_extx_mem_bist_status_s</a> <a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html#a3076cb315d6b4f0ed547225ec698c63c">cnf75xx</a>;
<a name="l01901"></a>01901 };
<a name="l01902"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a64dfb83bdcc538fd0e8017d7248ef7b3">01902</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html" title="cvmx_mhbw::_ext::_mem_bist_status">cvmx_mhbwx_extx_mem_bist_status</a> <a class="code" href="unioncvmx__mhbwx__extx__mem__bist__status.html" title="cvmx_mhbw::_ext::_mem_bist_status">cvmx_mhbwx_extx_mem_bist_status_t</a>;
<a name="l01903"></a>01903 <span class="comment"></span>
<a name="l01904"></a>01904 <span class="comment">/**</span>
<a name="l01905"></a>01905 <span class="comment"> * cvmx_mhbw#_ext#_sfunc</span>
<a name="l01906"></a>01906 <span class="comment"> *</span>
<a name="l01907"></a>01907 <span class="comment"> * This register set, specifies any special MHBW direct CSR functionality that is required by a HAB.</span>
<a name="l01908"></a>01908 <span class="comment"> *</span>
<a name="l01909"></a>01909 <span class="comment"> */</span>
<a name="l01910"></a><a class="code" href="unioncvmx__mhbwx__extx__sfunc.html">01910</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__extx__sfunc.html" title="cvmx_mhbw::_ext::_sfunc">cvmx_mhbwx_extx_sfunc</a> {
<a name="l01911"></a><a class="code" href="unioncvmx__mhbwx__extx__sfunc.html#abbc39cb881d8b86a9260b61825a90916">01911</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__extx__sfunc.html#abbc39cb881d8b86a9260b61825a90916">u64</a>;
<a name="l01912"></a><a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html">01912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html">cvmx_mhbwx_extx_sfunc_s</a> {
<a name="l01913"></a>01913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html#a32e8bc40f0f29149f82a71c6a1dcb652">ext</a>                          : 64; <span class="comment">/**&lt; Please see corresponding HAB for special function definitions. */</span>
<a name="l01915"></a>01915 <span class="preprocessor">#else</span>
<a name="l01916"></a><a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html#a32e8bc40f0f29149f82a71c6a1dcb652">01916</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html#a32e8bc40f0f29149f82a71c6a1dcb652">ext</a>                          : 64;
<a name="l01917"></a>01917 <span class="preprocessor">#endif</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__extx__sfunc.html#ab233931db97ce58c1441cf38dc51c2a6">s</a>;
<a name="l01919"></a><a class="code" href="unioncvmx__mhbwx__extx__sfunc.html#ab5af93b628567adcafd13711abef8607">01919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__extx__sfunc_1_1cvmx__mhbwx__extx__sfunc__s.html">cvmx_mhbwx_extx_sfunc_s</a>        <a class="code" href="unioncvmx__mhbwx__extx__sfunc.html#ab5af93b628567adcafd13711abef8607">cnf75xx</a>;
<a name="l01920"></a>01920 };
<a name="l01921"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aad59735ea778646f806c1a2686dd31c0">01921</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__extx__sfunc.html" title="cvmx_mhbw::_ext::_sfunc">cvmx_mhbwx_extx_sfunc</a> <a class="code" href="unioncvmx__mhbwx__extx__sfunc.html" title="cvmx_mhbw::_ext::_sfunc">cvmx_mhbwx_extx_sfunc_t</a>;
<a name="l01922"></a>01922 <span class="comment"></span>
<a name="l01923"></a>01923 <span class="comment">/**</span>
<a name="l01924"></a>01924 <span class="comment"> * cvmx_mhbw#_fatal_error_jce_w0</span>
<a name="l01925"></a>01925 <span class="comment"> *</span>
<a name="l01926"></a>01926 <span class="comment"> * This register specifies the low 64 bits of a PSM command issued when the</span>
<a name="l01927"></a>01927 <span class="comment"> * MHBW or one of its HABs suffer a fatal error.</span>
<a name="l01928"></a>01928 <span class="comment"> */</span>
<a name="l01929"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html">01929</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html" title="cvmx_mhbw::_fatal_error_jce_w0">cvmx_mhbwx_fatal_error_jce_w0</a> {
<a name="l01930"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html#afaef46bee853aa074197af3104e7ed51">01930</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html#afaef46bee853aa074197af3104e7ed51">u64</a>;
<a name="l01931"></a><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html">01931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html">cvmx_mhbwx_fatal_error_jce_w0_s</a> {
<a name="l01932"></a>01932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html#a2845631d41460f4499e73b01e01a1b8e">ls_word</a>                      : 64; <span class="comment">/**&lt; The first word of the PSM command to send on a fatal error. */</span>
<a name="l01934"></a>01934 <span class="preprocessor">#else</span>
<a name="l01935"></a><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html#a2845631d41460f4499e73b01e01a1b8e">01935</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html#a2845631d41460f4499e73b01e01a1b8e">ls_word</a>                      : 64;
<a name="l01936"></a>01936 <span class="preprocessor">#endif</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html#ac66d4ba9536638d6e1dda58ee4852ab4">s</a>;
<a name="l01938"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html#ada8b467a8e957a7e4f6e929995b81a78">01938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w0_1_1cvmx__mhbwx__fatal__error__jce__w0__s.html">cvmx_mhbwx_fatal_error_jce_w0_s</a> <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html#ada8b467a8e957a7e4f6e929995b81a78">cnf75xx</a>;
<a name="l01939"></a>01939 };
<a name="l01940"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aec007640797a59fbd8f3f8ba7bb41627">01940</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html" title="cvmx_mhbw::_fatal_error_jce_w0">cvmx_mhbwx_fatal_error_jce_w0</a> <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w0.html" title="cvmx_mhbw::_fatal_error_jce_w0">cvmx_mhbwx_fatal_error_jce_w0_t</a>;
<a name="l01941"></a>01941 <span class="comment"></span>
<a name="l01942"></a>01942 <span class="comment">/**</span>
<a name="l01943"></a>01943 <span class="comment"> * cvmx_mhbw#_fatal_error_jce_w1</span>
<a name="l01944"></a>01944 <span class="comment"> *</span>
<a name="l01945"></a>01945 <span class="comment"> * This register specifies the high 64 bits of a PSM command issued when the</span>
<a name="l01946"></a>01946 <span class="comment"> * MHBW or one of its HABs suffer a fatal error.</span>
<a name="l01947"></a>01947 <span class="comment"> */</span>
<a name="l01948"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html">01948</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html" title="cvmx_mhbw::_fatal_error_jce_w1">cvmx_mhbwx_fatal_error_jce_w1</a> {
<a name="l01949"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html#a219107f93429a493fcf3ca791180be7c">01949</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html#a219107f93429a493fcf3ca791180be7c">u64</a>;
<a name="l01950"></a><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html">01950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html">cvmx_mhbwx_fatal_error_jce_w1_s</a> {
<a name="l01951"></a>01951 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html#aba74c1fa57a8471eca1cf9eb8cc5ad69">ms_word</a>                      : 64; <span class="comment">/**&lt; The second word of the PSM command to send on a fatal error. */</span>
<a name="l01953"></a>01953 <span class="preprocessor">#else</span>
<a name="l01954"></a><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html#aba74c1fa57a8471eca1cf9eb8cc5ad69">01954</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html#aba74c1fa57a8471eca1cf9eb8cc5ad69">ms_word</a>                      : 64;
<a name="l01955"></a>01955 <span class="preprocessor">#endif</span>
<a name="l01956"></a>01956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html#ac152b83866709ab7db64a8f6db93b43f">s</a>;
<a name="l01957"></a><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html#a36256adf1c707709bfeb2c9f9a81e2d9">01957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fatal__error__jce__w1_1_1cvmx__mhbwx__fatal__error__jce__w1__s.html">cvmx_mhbwx_fatal_error_jce_w1_s</a> <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html#a36256adf1c707709bfeb2c9f9a81e2d9">cnf75xx</a>;
<a name="l01958"></a>01958 };
<a name="l01959"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ad0b16637f9075029398ec0059c27b76a">01959</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html" title="cvmx_mhbw::_fatal_error_jce_w1">cvmx_mhbwx_fatal_error_jce_w1</a> <a class="code" href="unioncvmx__mhbwx__fatal__error__jce__w1.html" title="cvmx_mhbw::_fatal_error_jce_w1">cvmx_mhbwx_fatal_error_jce_w1_t</a>;
<a name="l01960"></a>01960 <span class="comment"></span>
<a name="l01961"></a>01961 <span class="comment">/**</span>
<a name="l01962"></a>01962 <span class="comment"> * cvmx_mhbw#_fyi</span>
<a name="l01963"></a>01963 <span class="comment"> *</span>
<a name="l01964"></a>01964 <span class="comment"> * These registers detail the specification of each MHBW.</span>
<a name="l01965"></a>01965 <span class="comment"> *</span>
<a name="l01966"></a>01966 <span class="comment"> */</span>
<a name="l01967"></a><a class="code" href="unioncvmx__mhbwx__fyi.html">01967</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fyi.html" title="cvmx_mhbw::_fyi">cvmx_mhbwx_fyi</a> {
<a name="l01968"></a><a class="code" href="unioncvmx__mhbwx__fyi.html#ac880cea6c69308f41e77ba505ed8c1e5">01968</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__fyi.html#ac880cea6c69308f41e77ba505ed8c1e5">u64</a>;
<a name="l01969"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html">01969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html">cvmx_mhbwx_fyi_s</a> {
<a name="l01970"></a>01970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a271a421a67a5efa05a28bd075a533887">psm_did</a>                      : 6;  <span class="comment">/**&lt; The PSM ID used to schedule jobs on this MHAB (i.e., the bit to set in</span>
<a name="l01972"></a>01972 <span class="comment">                                                         PSM_RSRC_TBL()[MAB_MAP] to map a job type to this MHAB). */</span>
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abf74c11ee5b64b3d26257623bc6da340">mhb_did</a>                      : 5;  <span class="comment">/**&lt; The MHAB DID. */</span>
<a name="l01974"></a>01974     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a108f5dc30b1cd003db8baac57fa314d7">clk_type</a>                     : 1;  <span class="comment">/**&lt; The clock type for the HABs in this MHAB.</span>
<a name="l01975"></a>01975 <span class="comment">                                                         0 = SCLK.</span>
<a name="l01976"></a>01976 <span class="comment">                                                         1 = SCLK/2. */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa9c557cab3ac7364bbfb8c318714eacd">reserved_40_51</a>               : 12;
<a name="l01978"></a>01978     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a260fed6f8b81754fe8fda7600d5bff8a">ab_cores</a>                     : 2;  <span class="comment">/**&lt; The number of HABs in the MHAB, minus 1. */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ab5496defca36129d1d783b664cc125b1">ab_cfg_credit_ena</a>            : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a378f06d2164e983e3f7fe73c682e551e">num_ab_rd_ports</a>              : 2;  <span class="comment">/**&lt; The number of read ports for each HAB, minus 1. */</span>
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a1035f9bc445ea846b0a61becd611f72d">num_ab_wr_ports</a>              : 2;  <span class="comment">/**&lt; The number of write ports for each HAB, minus 1. */</span>
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa92590813f256981adc1cde741734b37">num_ab_job_slots</a>             : 2;  <span class="comment">/**&lt; The number of job slots available in each HAB, minus 1. */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a4d0f10b0138949d4d8a249821b844b96">ab_rd_port_0</a>                 : 2;  <span class="comment">/**&lt; The width of read port 0, specified using the enumeration</span>
<a name="l01984"></a>01984 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. */</span>
<a name="l01985"></a>01985     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abdb67e1d138f3b50b765127d5acf3cfe">ab_rd_port_1</a>                 : 2;  <span class="comment">/**&lt; The width of read port 1, specified using the enumeration</span>
<a name="l01986"></a>01986 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l01987"></a>01987 <span class="comment">                                                         MHBW()_FYI[NUM_AB_RD_PORTS] &lt; 1. */</span>
<a name="l01988"></a>01988     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a92e808844b19843a88b6894cd198b7fb">ab_rd_port_2</a>                 : 2;  <span class="comment">/**&lt; The width of read port 2, specified using the enumeration</span>
<a name="l01989"></a>01989 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l01990"></a>01990 <span class="comment">                                                         MHBW()_FYI[NUM_AB_RD_PORTS] &lt; 2. */</span>
<a name="l01991"></a>01991     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a9ea6118eb3810803f1efcdae0fb7c662">ab_rd_port_3</a>                 : 2;  <span class="comment">/**&lt; The width of read port 3, specified using the enumeration</span>
<a name="l01992"></a>01992 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l01993"></a>01993 <span class="comment">                                                         MHBW()_FYI[NUM_AB_RD_PORTS] &lt; 3. */</span>
<a name="l01994"></a>01994     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a5bbf4f2c2b93692f0d18a64713fee289">ab_wr_port_0</a>                 : 2;  <span class="comment">/**&lt; The width of write port 0, specified using the enumeration</span>
<a name="l01995"></a>01995 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. */</span>
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a87d86deea4ebbcfebb101716a6a99e5d">ab_wr_port_1</a>                 : 2;  <span class="comment">/**&lt; The width of write port 1, specified using the enumeration</span>
<a name="l01997"></a>01997 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l01998"></a>01998 <span class="comment">                                                         MHBW()_FYI[NUM_AB_WR_PORTS] &lt; 1. */</span>
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a48af73eb5da382e3f860aff8bce35e3c">ab_wr_port_2</a>                 : 2;  <span class="comment">/**&lt; The width of write port 2, specified using the enumeration</span>
<a name="l02000"></a>02000 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l02001"></a>02001 <span class="comment">                                                         MHBW()_FYI[NUM_AB_WR_PORTS] &lt; 2. */</span>
<a name="l02002"></a>02002     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ac54c20d04b546e9bdbce19a3fea4c465">ab_wr_port_3</a>                 : 2;  <span class="comment">/**&lt; The width of write port 3, specified using the enumeration</span>
<a name="l02003"></a>02003 <span class="comment">                                                         MHBW_AB_PORT_WIDTH_E. Value is undefined if</span>
<a name="l02004"></a>02004 <span class="comment">                                                         MHBW()_FYI[NUM_AB_WR_PORTS] &lt; 3. */</span>
<a name="l02005"></a>02005     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ae41a45cce2f95c45613ec1250b0ba0c9">reserved_0_14</a>                : 15;
<a name="l02006"></a>02006 <span class="preprocessor">#else</span>
<a name="l02007"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ae41a45cce2f95c45613ec1250b0ba0c9">02007</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ae41a45cce2f95c45613ec1250b0ba0c9">reserved_0_14</a>                : 15;
<a name="l02008"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ac54c20d04b546e9bdbce19a3fea4c465">02008</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ac54c20d04b546e9bdbce19a3fea4c465">ab_wr_port_3</a>                 : 2;
<a name="l02009"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a48af73eb5da382e3f860aff8bce35e3c">02009</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a48af73eb5da382e3f860aff8bce35e3c">ab_wr_port_2</a>                 : 2;
<a name="l02010"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a87d86deea4ebbcfebb101716a6a99e5d">02010</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a87d86deea4ebbcfebb101716a6a99e5d">ab_wr_port_1</a>                 : 2;
<a name="l02011"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a5bbf4f2c2b93692f0d18a64713fee289">02011</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a5bbf4f2c2b93692f0d18a64713fee289">ab_wr_port_0</a>                 : 2;
<a name="l02012"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a9ea6118eb3810803f1efcdae0fb7c662">02012</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a9ea6118eb3810803f1efcdae0fb7c662">ab_rd_port_3</a>                 : 2;
<a name="l02013"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a92e808844b19843a88b6894cd198b7fb">02013</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a92e808844b19843a88b6894cd198b7fb">ab_rd_port_2</a>                 : 2;
<a name="l02014"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abdb67e1d138f3b50b765127d5acf3cfe">02014</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abdb67e1d138f3b50b765127d5acf3cfe">ab_rd_port_1</a>                 : 2;
<a name="l02015"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a4d0f10b0138949d4d8a249821b844b96">02015</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a4d0f10b0138949d4d8a249821b844b96">ab_rd_port_0</a>                 : 2;
<a name="l02016"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa92590813f256981adc1cde741734b37">02016</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa92590813f256981adc1cde741734b37">num_ab_job_slots</a>             : 2;
<a name="l02017"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a1035f9bc445ea846b0a61becd611f72d">02017</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a1035f9bc445ea846b0a61becd611f72d">num_ab_wr_ports</a>              : 2;
<a name="l02018"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a378f06d2164e983e3f7fe73c682e551e">02018</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a378f06d2164e983e3f7fe73c682e551e">num_ab_rd_ports</a>              : 2;
<a name="l02019"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ab5496defca36129d1d783b664cc125b1">02019</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#ab5496defca36129d1d783b664cc125b1">ab_cfg_credit_ena</a>            : 1;
<a name="l02020"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a260fed6f8b81754fe8fda7600d5bff8a">02020</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a260fed6f8b81754fe8fda7600d5bff8a">ab_cores</a>                     : 2;
<a name="l02021"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa9c557cab3ac7364bbfb8c318714eacd">02021</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#aa9c557cab3ac7364bbfb8c318714eacd">reserved_40_51</a>               : 12;
<a name="l02022"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a108f5dc30b1cd003db8baac57fa314d7">02022</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a108f5dc30b1cd003db8baac57fa314d7">clk_type</a>                     : 1;
<a name="l02023"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abf74c11ee5b64b3d26257623bc6da340">02023</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#abf74c11ee5b64b3d26257623bc6da340">mhb_did</a>                      : 5;
<a name="l02024"></a><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a271a421a67a5efa05a28bd075a533887">02024</a>     uint64_t <a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html#a271a421a67a5efa05a28bd075a533887">psm_did</a>                      : 6;
<a name="l02025"></a>02025 <span class="preprocessor">#endif</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__fyi.html#ac56786b8eba25c333d9474e2ef6de893">s</a>;
<a name="l02027"></a><a class="code" href="unioncvmx__mhbwx__fyi.html#a8562094a2a8f50ad44439372363d2f65">02027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__fyi_1_1cvmx__mhbwx__fyi__s.html">cvmx_mhbwx_fyi_s</a>               <a class="code" href="unioncvmx__mhbwx__fyi.html#a8562094a2a8f50ad44439372363d2f65">cnf75xx</a>;
<a name="l02028"></a>02028 };
<a name="l02029"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a09c5b042d6960561cdfc61121fe55a9e">02029</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__fyi.html" title="cvmx_mhbw::_fyi">cvmx_mhbwx_fyi</a> <a class="code" href="unioncvmx__mhbwx__fyi.html" title="cvmx_mhbw::_fyi">cvmx_mhbwx_fyi_t</a>;
<a name="l02030"></a>02030 <span class="comment"></span>
<a name="l02031"></a>02031 <span class="comment">/**</span>
<a name="l02032"></a>02032 <span class="comment"> * cvmx_mhbw#_jd_cfg</span>
<a name="l02033"></a>02033 <span class="comment"> *</span>
<a name="l02034"></a>02034 <span class="comment"> * These registers specify additional MHBW configuration parameters.</span>
<a name="l02035"></a>02035 <span class="comment"> *</span>
<a name="l02036"></a>02036 <span class="comment"> */</span>
<a name="l02037"></a><a class="code" href="unioncvmx__mhbwx__jd__cfg.html">02037</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__jd__cfg.html" title="cvmx_mhbw::_jd_cfg">cvmx_mhbwx_jd_cfg</a> {
<a name="l02038"></a><a class="code" href="unioncvmx__mhbwx__jd__cfg.html#a1d848781f7dbd47b81f186afd7fab04f">02038</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__jd__cfg.html#a1d848781f7dbd47b81f186afd7fab04f">u64</a>;
<a name="l02039"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html">02039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html">cvmx_mhbwx_jd_cfg_s</a> {
<a name="l02040"></a>02040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a5f24b9c8e7de58c2d00e79ae42c1c36e">reserved_38_63</a>               : 26;
<a name="l02042"></a>02042     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a22e73f09adcc9f09046a1af632c0e6f0">ghb_rd_wrr_val</a>               : 6;  <span class="comment">/**&lt; The weighted round-robin arbitration weight used in the GHB when</span>
<a name="l02043"></a>02043 <span class="comment">                                                         arbitrating for read requests from this MHAB. A value of zero will</span>
<a name="l02044"></a>02044 <span class="comment">                                                         only allow requests when there are no competing requests from other</span>
<a name="l02045"></a>02045 <span class="comment">                                                         MHABs in the same GHB, or when all competing MHABs have an effective</span>
<a name="l02046"></a>02046 <span class="comment">                                                         weight of zero. A higher weight guarantees a greater share of the GHB</span>
<a name="l02047"></a>02047 <span class="comment">                                                         bandwidth. */</span>
<a name="l02048"></a>02048     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a17ca86b1cef4aaf7a4475b57296e7131">reserved_30_31</a>               : 2;
<a name="l02049"></a>02049     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3d3cc5b89dc4566eea60098384927ef4">ghb_wr_wrr_val</a>               : 6;  <span class="comment">/**&lt; The weighted round-robin arbitration weight used in the GHB when</span>
<a name="l02050"></a>02050 <span class="comment">                                                         arbitrating for read requests from this MHAB. A value of zero will</span>
<a name="l02051"></a>02051 <span class="comment">                                                         only allow requests when there are no competing requests from other</span>
<a name="l02052"></a>02052 <span class="comment">                                                         MHABs in the same GHB, or when all competing MHABs have an effective</span>
<a name="l02053"></a>02053 <span class="comment">                                                         weight of zero. A higher weight guarantees a greater share of the GHB</span>
<a name="l02054"></a>02054 <span class="comment">                                                         bandwidth. */</span>
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a9248065844d4f6fe2b795bea1bed890b">reserved_10_23</a>               : 14;
<a name="l02056"></a>02056     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a92c0ad52132ce6d5d40274a25cff4086">ghb_wr_priority</a>              : 1;  <span class="comment">/**&lt; Specifies the priority of write requests from this MHAB. Priority levels</span>
<a name="l02057"></a>02057 <span class="comment">                                                         are enumerated in MHBW_GHB_JOB_PRIORITY_E. */</span>
<a name="l02058"></a>02058     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a16a98173defc35df1614eb76c0b21a84">ghb_rd_priority</a>              : 1;  <span class="comment">/**&lt; Specifies the priority of read requests from this MHAB. Priority levels</span>
<a name="l02059"></a>02059 <span class="comment">                                                         are enumerated in MHBW_GHB_JOB_PRIORITY_E. */</span>
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a2218cc97eadee4cbed405daf00dd8d19">timeout_mult</a>                 : 4;  <span class="comment">/**&lt; This set of bits, specifies the timeout multiplier used when</span>
<a name="l02061"></a>02061 <span class="comment">                                                         calculating job timeout thresholds. See MHBW_JD_HDR_WORD_0_S[TOTH] for</span>
<a name="l02062"></a>02062 <span class="comment">                                                         details. */</span>
<a name="l02063"></a>02063     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a0a0db1139fdefa3042178708c4e5df5a">reserved_2_3</a>                 : 2;
<a name="l02064"></a>02064     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3a08c92625d69ef828f5144810b6cdac">jd_fetch_cmd_type</a>            : 2;  <span class="comment">/**&lt; Specifies the command type used when reading a job descriptor</span>
<a name="l02065"></a>02065 <span class="comment">                                                         (including subdescriptor sections) from main memory. Command types</span>
<a name="l02066"></a>02066 <span class="comment">                                                         are enumerated in MHBW_PNB_RD_CMD_E.  Note that if</span>
<a name="l02067"></a>02067 <span class="comment">                                                         MHBW_PNB_RD_CMD_E::LDWB is specified, then any requests for less than</span>
<a name="l02068"></a>02068 <span class="comment">                                                         128 bytes will be automatically converted to type LDT to avoid</span>
<a name="l02069"></a>02069 <span class="comment">                                                         accidental loss of data. */</span>
<a name="l02070"></a>02070 <span class="preprocessor">#else</span>
<a name="l02071"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3a08c92625d69ef828f5144810b6cdac">02071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3a08c92625d69ef828f5144810b6cdac">jd_fetch_cmd_type</a>            : 2;
<a name="l02072"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a0a0db1139fdefa3042178708c4e5df5a">02072</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a0a0db1139fdefa3042178708c4e5df5a">reserved_2_3</a>                 : 2;
<a name="l02073"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a2218cc97eadee4cbed405daf00dd8d19">02073</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a2218cc97eadee4cbed405daf00dd8d19">timeout_mult</a>                 : 4;
<a name="l02074"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a16a98173defc35df1614eb76c0b21a84">02074</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a16a98173defc35df1614eb76c0b21a84">ghb_rd_priority</a>              : 1;
<a name="l02075"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a92c0ad52132ce6d5d40274a25cff4086">02075</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a92c0ad52132ce6d5d40274a25cff4086">ghb_wr_priority</a>              : 1;
<a name="l02076"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a9248065844d4f6fe2b795bea1bed890b">02076</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a9248065844d4f6fe2b795bea1bed890b">reserved_10_23</a>               : 14;
<a name="l02077"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3d3cc5b89dc4566eea60098384927ef4">02077</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a3d3cc5b89dc4566eea60098384927ef4">ghb_wr_wrr_val</a>               : 6;
<a name="l02078"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a17ca86b1cef4aaf7a4475b57296e7131">02078</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a17ca86b1cef4aaf7a4475b57296e7131">reserved_30_31</a>               : 2;
<a name="l02079"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a22e73f09adcc9f09046a1af632c0e6f0">02079</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a22e73f09adcc9f09046a1af632c0e6f0">ghb_rd_wrr_val</a>               : 6;
<a name="l02080"></a><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a5f24b9c8e7de58c2d00e79ae42c1c36e">02080</a>     uint64_t <a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html#a5f24b9c8e7de58c2d00e79ae42c1c36e">reserved_38_63</a>               : 26;
<a name="l02081"></a>02081 <span class="preprocessor">#endif</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__jd__cfg.html#afffbeffc396656c326b3cf441aaf3595">s</a>;
<a name="l02083"></a><a class="code" href="unioncvmx__mhbwx__jd__cfg.html#a3fc099f5bbd611f283540e8ead24c91c">02083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__jd__cfg_1_1cvmx__mhbwx__jd__cfg__s.html">cvmx_mhbwx_jd_cfg_s</a>            <a class="code" href="unioncvmx__mhbwx__jd__cfg.html#a3fc099f5bbd611f283540e8ead24c91c">cnf75xx</a>;
<a name="l02084"></a>02084 };
<a name="l02085"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac5e7b793a64ad91045ee7e34f9488215">02085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__jd__cfg.html" title="cvmx_mhbw::_jd_cfg">cvmx_mhbwx_jd_cfg</a> <a class="code" href="unioncvmx__mhbwx__jd__cfg.html" title="cvmx_mhbw::_jd_cfg">cvmx_mhbwx_jd_cfg_t</a>;
<a name="l02086"></a>02086 <span class="comment"></span>
<a name="l02087"></a>02087 <span class="comment">/**</span>
<a name="l02088"></a>02088 <span class="comment"> * cvmx_mhbw#_job_compl_stat</span>
<a name="l02089"></a>02089 <span class="comment"> *</span>
<a name="l02090"></a>02090 <span class="comment"> * These registers count the number of jobs completed by each MHAB.</span>
<a name="l02091"></a>02091 <span class="comment"> *</span>
<a name="l02092"></a>02092 <span class="comment"> */</span>
<a name="l02093"></a><a class="code" href="unioncvmx__mhbwx__job__compl__stat.html">02093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__compl__stat.html" title="cvmx_mhbw::_job_compl_stat">cvmx_mhbwx_job_compl_stat</a> {
<a name="l02094"></a><a class="code" href="unioncvmx__mhbwx__job__compl__stat.html#af0732f1646ce0420758b96eaabad727f">02094</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__job__compl__stat.html#af0732f1646ce0420758b96eaabad727f">u64</a>;
<a name="l02095"></a><a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html">02095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html">cvmx_mhbwx_job_compl_stat_s</a> {
<a name="l02096"></a>02096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02097"></a>02097 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#ae4894052404df3040ae19f72675e3d08">reserved_48_63</a>               : 16;
<a name="l02098"></a>02098     uint64_t <a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#a70203845018a5fa1aad544e67c40b898">stat</a>                         : 48; <span class="comment">/**&lt; The counter value. Wraps to zero at 2^48. */</span>
<a name="l02099"></a>02099 <span class="preprocessor">#else</span>
<a name="l02100"></a><a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#a70203845018a5fa1aad544e67c40b898">02100</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#a70203845018a5fa1aad544e67c40b898">stat</a>                         : 48;
<a name="l02101"></a><a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#ae4894052404df3040ae19f72675e3d08">02101</a>     uint64_t <a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html#ae4894052404df3040ae19f72675e3d08">reserved_48_63</a>               : 16;
<a name="l02102"></a>02102 <span class="preprocessor">#endif</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__job__compl__stat.html#a189ecd420538e38afda2b32f33abd257">s</a>;
<a name="l02104"></a><a class="code" href="unioncvmx__mhbwx__job__compl__stat.html#ad756d7590a1c015d226a34ede2dfe938">02104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__compl__stat_1_1cvmx__mhbwx__job__compl__stat__s.html">cvmx_mhbwx_job_compl_stat_s</a>    <a class="code" href="unioncvmx__mhbwx__job__compl__stat.html#ad756d7590a1c015d226a34ede2dfe938">cnf75xx</a>;
<a name="l02105"></a>02105 };
<a name="l02106"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#abfe430b0b2b42ea4de671fdaa2f29a1f">02106</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__compl__stat.html" title="cvmx_mhbw::_job_compl_stat">cvmx_mhbwx_job_compl_stat</a> <a class="code" href="unioncvmx__mhbwx__job__compl__stat.html" title="cvmx_mhbw::_job_compl_stat">cvmx_mhbwx_job_compl_stat_t</a>;
<a name="l02107"></a>02107 <span class="comment"></span>
<a name="l02108"></a>02108 <span class="comment">/**</span>
<a name="l02109"></a>02109 <span class="comment"> * cvmx_mhbw#_job_drop_stat</span>
<a name="l02110"></a>02110 <span class="comment"> *</span>
<a name="l02111"></a>02111 <span class="comment"> * These registers count the number of jobs dropped by each MHAB. Dropped</span>
<a name="l02112"></a>02112 <span class="comment"> * jobs include any jobs received when the MHBW is disabled or when all HABs</span>
<a name="l02113"></a>02113 <span class="comment"> * are disabled, and any jobs active on a HAB when it is disabled.</span>
<a name="l02114"></a>02114 <span class="comment"> */</span>
<a name="l02115"></a><a class="code" href="unioncvmx__mhbwx__job__drop__stat.html">02115</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__drop__stat.html" title="cvmx_mhbw::_job_drop_stat">cvmx_mhbwx_job_drop_stat</a> {
<a name="l02116"></a><a class="code" href="unioncvmx__mhbwx__job__drop__stat.html#a16770e0aac5186a0d7f22c8ae16d3731">02116</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__job__drop__stat.html#a16770e0aac5186a0d7f22c8ae16d3731">u64</a>;
<a name="l02117"></a><a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html">02117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html">cvmx_mhbwx_job_drop_stat_s</a> {
<a name="l02118"></a>02118 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#a6172f0632af432f8906455c6c2cc982e">reserved_32_63</a>               : 32;
<a name="l02120"></a>02120     uint64_t <a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#aa2c11cbdb41f4ec45eaeaa1d73108b4e">stat</a>                         : 32; <span class="comment">/**&lt; The counter value. Wraps to zero at 2^32. */</span>
<a name="l02121"></a>02121 <span class="preprocessor">#else</span>
<a name="l02122"></a><a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#aa2c11cbdb41f4ec45eaeaa1d73108b4e">02122</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#aa2c11cbdb41f4ec45eaeaa1d73108b4e">stat</a>                         : 32;
<a name="l02123"></a><a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#a6172f0632af432f8906455c6c2cc982e">02123</a>     uint64_t <a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html#a6172f0632af432f8906455c6c2cc982e">reserved_32_63</a>               : 32;
<a name="l02124"></a>02124 <span class="preprocessor">#endif</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__job__drop__stat.html#a082e677d2f77a4c7e995858755b9dbf5">s</a>;
<a name="l02126"></a><a class="code" href="unioncvmx__mhbwx__job__drop__stat.html#a76ece534204db80f2b4cab73c7d4bb9e">02126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__drop__stat_1_1cvmx__mhbwx__job__drop__stat__s.html">cvmx_mhbwx_job_drop_stat_s</a>     <a class="code" href="unioncvmx__mhbwx__job__drop__stat.html#a76ece534204db80f2b4cab73c7d4bb9e">cnf75xx</a>;
<a name="l02127"></a>02127 };
<a name="l02128"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a50ae2cabced10eb500837facf5757015">02128</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__drop__stat.html" title="cvmx_mhbw::_job_drop_stat">cvmx_mhbwx_job_drop_stat</a> <a class="code" href="unioncvmx__mhbwx__job__drop__stat.html" title="cvmx_mhbw::_job_drop_stat">cvmx_mhbwx_job_drop_stat_t</a>;
<a name="l02129"></a>02129 <span class="comment"></span>
<a name="l02130"></a>02130 <span class="comment">/**</span>
<a name="l02131"></a>02131 <span class="comment"> * cvmx_mhbw#_job_enqueue_stat</span>
<a name="l02132"></a>02132 <span class="comment"> *</span>
<a name="l02133"></a>02133 <span class="comment"> * These registers count the number of job en-queued per MHAB.</span>
<a name="l02134"></a>02134 <span class="comment"> *</span>
<a name="l02135"></a>02135 <span class="comment"> */</span>
<a name="l02136"></a><a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html">02136</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html" title="cvmx_mhbw::_job_enqueue_stat">cvmx_mhbwx_job_enqueue_stat</a> {
<a name="l02137"></a><a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html#a3c2151ebb31de7cfb78761fa45fa9ed3">02137</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html#a3c2151ebb31de7cfb78761fa45fa9ed3">u64</a>;
<a name="l02138"></a><a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html">02138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html">cvmx_mhbwx_job_enqueue_stat_s</a> {
<a name="l02139"></a>02139 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a1c26640879763c5eca8e7c91fcf0cf3a">reserved_48_63</a>               : 16;
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a93d4d448f78be37f343354ed06c86d5e">stat</a>                         : 48; <span class="comment">/**&lt; The counter value. Wraps to zero at 2^48. */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#else</span>
<a name="l02143"></a><a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a93d4d448f78be37f343354ed06c86d5e">02143</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a93d4d448f78be37f343354ed06c86d5e">stat</a>                         : 48;
<a name="l02144"></a><a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a1c26640879763c5eca8e7c91fcf0cf3a">02144</a>     uint64_t <a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html#a1c26640879763c5eca8e7c91fcf0cf3a">reserved_48_63</a>               : 16;
<a name="l02145"></a>02145 <span class="preprocessor">#endif</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html#ad2d223fb6d34480be0e2572cbb8b186b">s</a>;
<a name="l02147"></a><a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html#af128307cb80c84bcdd4ebddfb402805b">02147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__job__enqueue__stat_1_1cvmx__mhbwx__job__enqueue__stat__s.html">cvmx_mhbwx_job_enqueue_stat_s</a>  <a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html#af128307cb80c84bcdd4ebddfb402805b">cnf75xx</a>;
<a name="l02148"></a>02148 };
<a name="l02149"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac1ec8ccaaa43976203c45c1638bbc246">02149</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html" title="cvmx_mhbw::_job_enqueue_stat">cvmx_mhbwx_job_enqueue_stat</a> <a class="code" href="unioncvmx__mhbwx__job__enqueue__stat.html" title="cvmx_mhbw::_job_enqueue_stat">cvmx_mhbwx_job_enqueue_stat_t</a>;
<a name="l02150"></a>02150 <span class="comment"></span>
<a name="l02151"></a>02151 <span class="comment">/**</span>
<a name="l02152"></a>02152 <span class="comment"> * cvmx_mhbw#_mem_bist_status0</span>
<a name="l02153"></a>02153 <span class="comment"> *</span>
<a name="l02154"></a>02154 <span class="comment"> * These registers provide access to the internal BIST results for MHBW</span>
<a name="l02155"></a>02155 <span class="comment"> * memories.  Each bit is the BIST result of an individual memory (per bit, 0</span>
<a name="l02156"></a>02156 <span class="comment"> * = pass (or never run) and 1 = fail).</span>
<a name="l02157"></a>02157 <span class="comment"> */</span>
<a name="l02158"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html">02158</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html" title="cvmx_mhbw::_mem_bist_status0">cvmx_mhbwx_mem_bist_status0</a> {
<a name="l02159"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html#a865c0ae52b440d48cf74798a886fe2fb">02159</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html#a865c0ae52b440d48cf74798a886fe2fb">u64</a>;
<a name="l02160"></a><a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html">02160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html">cvmx_mhbwx_mem_bist_status0_s</a> {
<a name="l02161"></a>02161 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02162"></a>02162 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#a08f75b39b4643adf9b173e415cd84b5b">blk2</a>                         : 56; <span class="comment">/**&lt; N/A */</span>
<a name="l02163"></a>02163     uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#aed4bc35e83f92d01628c1ac00d8186d0">blk1</a>                         : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l02164"></a>02164 <span class="preprocessor">#else</span>
<a name="l02165"></a><a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#aed4bc35e83f92d01628c1ac00d8186d0">02165</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#aed4bc35e83f92d01628c1ac00d8186d0">blk1</a>                         : 8;
<a name="l02166"></a><a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#a08f75b39b4643adf9b173e415cd84b5b">02166</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html#a08f75b39b4643adf9b173e415cd84b5b">blk2</a>                         : 56;
<a name="l02167"></a>02167 <span class="preprocessor">#endif</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html#ad39ac55bc3f18fedc0c718362adc2732">s</a>;
<a name="l02169"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html#a0a05ffde352325b26477b424476ab2ed">02169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__bist__status0_1_1cvmx__mhbwx__mem__bist__status0__s.html">cvmx_mhbwx_mem_bist_status0_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html#a0a05ffde352325b26477b424476ab2ed">cnf75xx</a>;
<a name="l02170"></a>02170 };
<a name="l02171"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aead67ae084213c4518abaaefa159e88c">02171</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html" title="cvmx_mhbw::_mem_bist_status0">cvmx_mhbwx_mem_bist_status0</a> <a class="code" href="unioncvmx__mhbwx__mem__bist__status0.html" title="cvmx_mhbw::_mem_bist_status0">cvmx_mhbwx_mem_bist_status0_t</a>;
<a name="l02172"></a>02172 <span class="comment"></span>
<a name="l02173"></a>02173 <span class="comment">/**</span>
<a name="l02174"></a>02174 <span class="comment"> * cvmx_mhbw#_mem_bist_status1</span>
<a name="l02175"></a>02175 <span class="comment"> *</span>
<a name="l02176"></a>02176 <span class="comment"> * These registers provide access to the internal BIST results for MHBW</span>
<a name="l02177"></a>02177 <span class="comment"> * memories.  Each bit is the BIST result of an individual memory (per bit, 0</span>
<a name="l02178"></a>02178 <span class="comment"> * = pass (or never run) and 1 = fail).</span>
<a name="l02179"></a>02179 <span class="comment"> */</span>
<a name="l02180"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html">02180</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html" title="cvmx_mhbw::_mem_bist_status1">cvmx_mhbwx_mem_bist_status1</a> {
<a name="l02181"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html#a98172c9bfc30985405de47f56ef36841">02181</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html#a98172c9bfc30985405de47f56ef36841">u64</a>;
<a name="l02182"></a><a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html">02182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html">cvmx_mhbwx_mem_bist_status1_s</a> {
<a name="l02183"></a>02183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html#a1f922b4a9fdaae2557fd911b6bd2f27e">blk3</a>                         : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l02185"></a>02185 <span class="preprocessor">#else</span>
<a name="l02186"></a><a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html#a1f922b4a9fdaae2557fd911b6bd2f27e">02186</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html#a1f922b4a9fdaae2557fd911b6bd2f27e">blk3</a>                         : 64;
<a name="l02187"></a>02187 <span class="preprocessor">#endif</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html#ab915d54b6f8919aecdd70a1014296041">s</a>;
<a name="l02189"></a><a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html#ad52ee9772a5447075eb597abf9234196">02189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__bist__status1_1_1cvmx__mhbwx__mem__bist__status1__s.html">cvmx_mhbwx_mem_bist_status1_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html#ad52ee9772a5447075eb597abf9234196">cnf75xx</a>;
<a name="l02190"></a>02190 };
<a name="l02191"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ababcd908150b6ec5bd31a044a7c15a72">02191</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html" title="cvmx_mhbw::_mem_bist_status1">cvmx_mhbwx_mem_bist_status1</a> <a class="code" href="unioncvmx__mhbwx__mem__bist__status1.html" title="cvmx_mhbw::_mem_bist_status1">cvmx_mhbwx_mem_bist_status1_t</a>;
<a name="l02192"></a>02192 <span class="comment"></span>
<a name="l02193"></a>02193 <span class="comment">/**</span>
<a name="l02194"></a>02194 <span class="comment"> * cvmx_mhbw#_mem_cor_dis0</span>
<a name="l02195"></a>02195 <span class="comment"> *</span>
<a name="l02196"></a>02196 <span class="comment"> * These registers disable ECC correction for single-bit errors in internal</span>
<a name="l02197"></a>02197 <span class="comment"> * MHBW memories. Each bit corresponds to a different internal memory, and</span>
<a name="l02198"></a>02198 <span class="comment"> * setting a bit disable correction for that memory.</span>
<a name="l02199"></a>02199 <span class="comment"> */</span>
<a name="l02200"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html">02200</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html" title="cvmx_mhbw::_mem_cor_dis0">cvmx_mhbwx_mem_cor_dis0</a> {
<a name="l02201"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html#a335fe848407d67f00f923c1e8434d748">02201</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html#a335fe848407d67f00f923c1e8434d748">u64</a>;
<a name="l02202"></a><a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html">02202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html">cvmx_mhbwx_mem_cor_dis0_s</a> {
<a name="l02203"></a>02203 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#a094a3cd3f9aa7ebf827af801710596a3">blk2</a>                         : 56; <span class="comment">/**&lt; Disable correction in DMA related memories for HABs 0 and 1. */</span>
<a name="l02205"></a>02205     uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#ae1475300023a79724b5e93c3aa99c193">blk1</a>                         : 8;  <span class="comment">/**&lt; Disable correction in job control related memories. */</span>
<a name="l02206"></a>02206 <span class="preprocessor">#else</span>
<a name="l02207"></a><a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#ae1475300023a79724b5e93c3aa99c193">02207</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#ae1475300023a79724b5e93c3aa99c193">blk1</a>                         : 8;
<a name="l02208"></a><a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#a094a3cd3f9aa7ebf827af801710596a3">02208</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html#a094a3cd3f9aa7ebf827af801710596a3">blk2</a>                         : 56;
<a name="l02209"></a>02209 <span class="preprocessor">#endif</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html#afde882895926cb623157164f08f4e5c6">s</a>;
<a name="l02211"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html#a44896545c4299e2faafb32004dd4d687">02211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__cor__dis0_1_1cvmx__mhbwx__mem__cor__dis0__s.html">cvmx_mhbwx_mem_cor_dis0_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html#a44896545c4299e2faafb32004dd4d687">cnf75xx</a>;
<a name="l02212"></a>02212 };
<a name="l02213"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a6c7c53d2c7943fa874cd5f6b6ab1138f">02213</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html" title="cvmx_mhbw::_mem_cor_dis0">cvmx_mhbwx_mem_cor_dis0</a> <a class="code" href="unioncvmx__mhbwx__mem__cor__dis0.html" title="cvmx_mhbw::_mem_cor_dis0">cvmx_mhbwx_mem_cor_dis0_t</a>;
<a name="l02214"></a>02214 <span class="comment"></span>
<a name="l02215"></a>02215 <span class="comment">/**</span>
<a name="l02216"></a>02216 <span class="comment"> * cvmx_mhbw#_mem_cor_dis1</span>
<a name="l02217"></a>02217 <span class="comment"> *</span>
<a name="l02218"></a>02218 <span class="comment"> * These registers disable ECC correction for single-bit errors in internal</span>
<a name="l02219"></a>02219 <span class="comment"> * MHBW memories. Each bit corresponds to a different internal memory, and</span>
<a name="l02220"></a>02220 <span class="comment"> * setting a bit disable correction for that memory.</span>
<a name="l02221"></a>02221 <span class="comment"> */</span>
<a name="l02222"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html">02222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html" title="cvmx_mhbw::_mem_cor_dis1">cvmx_mhbwx_mem_cor_dis1</a> {
<a name="l02223"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html#a8cac80e0f5012561e9eb5094a0a86444">02223</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html#a8cac80e0f5012561e9eb5094a0a86444">u64</a>;
<a name="l02224"></a><a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html">02224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html">cvmx_mhbwx_mem_cor_dis1_s</a> {
<a name="l02225"></a>02225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html#a2a8f3640dd1aa9237224c6caefbce96b">blk3</a>                         : 64; <span class="comment">/**&lt; Disable correction in DMA related memories for HABs 2 and 3. */</span>
<a name="l02227"></a>02227 <span class="preprocessor">#else</span>
<a name="l02228"></a><a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html#a2a8f3640dd1aa9237224c6caefbce96b">02228</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html#a2a8f3640dd1aa9237224c6caefbce96b">blk3</a>                         : 64;
<a name="l02229"></a>02229 <span class="preprocessor">#endif</span>
<a name="l02230"></a>02230 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html#abb8e19273ef3387affceff1f0c720710">s</a>;
<a name="l02231"></a><a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html#a3cc9cd7000f6efdb20d66ac315253014">02231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__cor__dis1_1_1cvmx__mhbwx__mem__cor__dis1__s.html">cvmx_mhbwx_mem_cor_dis1_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html#a3cc9cd7000f6efdb20d66ac315253014">cnf75xx</a>;
<a name="l02232"></a>02232 };
<a name="l02233"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#af2478573344a7ca89f89c6ae800fd5ed">02233</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html" title="cvmx_mhbw::_mem_cor_dis1">cvmx_mhbwx_mem_cor_dis1</a> <a class="code" href="unioncvmx__mhbwx__mem__cor__dis1.html" title="cvmx_mhbw::_mem_cor_dis1">cvmx_mhbwx_mem_cor_dis1_t</a>;
<a name="l02234"></a>02234 <span class="comment"></span>
<a name="l02235"></a>02235 <span class="comment">/**</span>
<a name="l02236"></a>02236 <span class="comment"> * cvmx_mhbw#_mem_dbe0_ena_w1c</span>
<a name="l02237"></a>02237 <span class="comment"> */</span>
<a name="l02238"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html">02238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html" title="cvmx_mhbw::_mem_dbe0_ena_w1c">cvmx_mhbwx_mem_dbe0_ena_w1c</a> {
<a name="l02239"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html#a8230f7ffdf661b42016587f48f6fe1fb">02239</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html#a8230f7ffdf661b42016587f48f6fe1fb">u64</a>;
<a name="l02240"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html">02240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html">cvmx_mhbwx_mem_dbe0_ena_w1c_s</a> {
<a name="l02241"></a>02241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#aade9bd166d6cd2f07c4fe20bc7a12f35">reserved_63_63</a>               : 1;
<a name="l02243"></a>02243     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ab27313941b8db5e6a819e2712544fcfd">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ae980d7296a26368a6d3bdc32ba6addd7">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents DBEs in job control related memories. */</span>
<a name="l02245"></a>02245 <span class="preprocessor">#else</span>
<a name="l02246"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ae980d7296a26368a6d3bdc32ba6addd7">02246</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ae980d7296a26368a6d3bdc32ba6addd7">blk1</a>                         : 8;
<a name="l02247"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ab27313941b8db5e6a819e2712544fcfd">02247</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#ab27313941b8db5e6a819e2712544fcfd">blk2</a>                         : 55;
<a name="l02248"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#aade9bd166d6cd2f07c4fe20bc7a12f35">02248</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html#aade9bd166d6cd2f07c4fe20bc7a12f35">reserved_63_63</a>               : 1;
<a name="l02249"></a>02249 <span class="preprocessor">#endif</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html#a7caea9126009172cd0584d5e8ac31d00">s</a>;
<a name="l02251"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html#ab6ab681931215170da926041ba4d81fb">02251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1c_1_1cvmx__mhbwx__mem__dbe0__ena__w1c__s.html">cvmx_mhbwx_mem_dbe0_ena_w1c_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html#ab6ab681931215170da926041ba4d81fb">cnf75xx</a>;
<a name="l02252"></a>02252 };
<a name="l02253"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1926ac0b9a94f1f8d5486a886e73bdfe">02253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html" title="cvmx_mhbw::_mem_dbe0_ena_w1c">cvmx_mhbwx_mem_dbe0_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1c.html" title="cvmx_mhbw::_mem_dbe0_ena_w1c">cvmx_mhbwx_mem_dbe0_ena_w1c_t</a>;
<a name="l02254"></a>02254 <span class="comment"></span>
<a name="l02255"></a>02255 <span class="comment">/**</span>
<a name="l02256"></a>02256 <span class="comment"> * cvmx_mhbw#_mem_dbe0_ena_w1s</span>
<a name="l02257"></a>02257 <span class="comment"> */</span>
<a name="l02258"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html">02258</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html" title="cvmx_mhbw::_mem_dbe0_ena_w1s">cvmx_mhbwx_mem_dbe0_ena_w1s</a> {
<a name="l02259"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html#ac121f8b3702eeac3185fd005b1b5e1f8">02259</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html#ac121f8b3702eeac3185fd005b1b5e1f8">u64</a>;
<a name="l02260"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html">02260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html">cvmx_mhbwx_mem_dbe0_ena_w1s_s</a> {
<a name="l02261"></a>02261 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02262"></a>02262 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1cc44339f393485401169a64fe5f2dcb">reserved_63_63</a>               : 1;
<a name="l02263"></a>02263     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1efdb034a1f4129820aa4133b8b5fd14">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02264"></a>02264     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a269c6afc5004724d08703aa49ee461f5">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents DBEs in job control related memories. */</span>
<a name="l02265"></a>02265 <span class="preprocessor">#else</span>
<a name="l02266"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a269c6afc5004724d08703aa49ee461f5">02266</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a269c6afc5004724d08703aa49ee461f5">blk1</a>                         : 8;
<a name="l02267"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1efdb034a1f4129820aa4133b8b5fd14">02267</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1efdb034a1f4129820aa4133b8b5fd14">blk2</a>                         : 55;
<a name="l02268"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1cc44339f393485401169a64fe5f2dcb">02268</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html#a1cc44339f393485401169a64fe5f2dcb">reserved_63_63</a>               : 1;
<a name="l02269"></a>02269 <span class="preprocessor">#endif</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html#ae71b94a11276fcbd87ce630327aca12c">s</a>;
<a name="l02271"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html#a976618bb78d10ab3d6e373b26d194d29">02271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__ena__w1s_1_1cvmx__mhbwx__mem__dbe0__ena__w1s__s.html">cvmx_mhbwx_mem_dbe0_ena_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html#a976618bb78d10ab3d6e373b26d194d29">cnf75xx</a>;
<a name="l02272"></a>02272 };
<a name="l02273"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ae62cffbe887edbef5eaa2682f327eca2">02273</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html" title="cvmx_mhbw::_mem_dbe0_ena_w1s">cvmx_mhbwx_mem_dbe0_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe0__ena__w1s.html" title="cvmx_mhbw::_mem_dbe0_ena_w1s">cvmx_mhbwx_mem_dbe0_ena_w1s_t</a>;
<a name="l02274"></a>02274 <span class="comment"></span>
<a name="l02275"></a>02275 <span class="comment">/**</span>
<a name="l02276"></a>02276 <span class="comment"> * cvmx_mhbw#_mem_dbe0_int</span>
<a name="l02277"></a>02277 <span class="comment"> *</span>
<a name="l02278"></a>02278 <span class="comment"> * These registers report double-bit ECC errors for internal MHBW memories.</span>
<a name="l02279"></a>02279 <span class="comment"> * On a double-bit ECC error, the MHBW will report a fatal error to the</span>
<a name="l02280"></a>02280 <span class="comment"> * PSM which then triggers an interrupt, if enable. In addition, the MHBW sends</span>
<a name="l02281"></a>02281 <span class="comment"> * the command specified by</span>
<a name="l02282"></a>02282 <span class="comment"> * &lt;MHBW()_FATAL_ERROR_JCE_W1,MHBW()_FATAL_ERROR_JCE_W0&gt; to the PSM.</span>
<a name="l02283"></a>02283 <span class="comment"> *</span>
<a name="l02284"></a>02284 <span class="comment"> * Write one to each bit to clear it and allow reporting of future errors.</span>
<a name="l02285"></a>02285 <span class="comment"> */</span>
<a name="l02286"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html">02286</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html" title="cvmx_mhbw::_mem_dbe0_int">cvmx_mhbwx_mem_dbe0_int</a> {
<a name="l02287"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html#a5d40bd68a5bdd8f2aa30b30dc02549d0">02287</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html#a5d40bd68a5bdd8f2aa30b30dc02549d0">u64</a>;
<a name="l02288"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html">02288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html">cvmx_mhbwx_mem_dbe0_int_s</a> {
<a name="l02289"></a>02289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a6a98eb7c58f64b5375e11288c1bc4095">reserved_63_63</a>               : 1;
<a name="l02291"></a>02291     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a7dc6f5a4299196f35e72a5a229f6a1c9">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02292"></a>02292     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a4cded7088dcd9611ca02df16168c405d">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents DBEs in job control related memories. */</span>
<a name="l02293"></a>02293 <span class="preprocessor">#else</span>
<a name="l02294"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a4cded7088dcd9611ca02df16168c405d">02294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a4cded7088dcd9611ca02df16168c405d">blk1</a>                         : 8;
<a name="l02295"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a7dc6f5a4299196f35e72a5a229f6a1c9">02295</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a7dc6f5a4299196f35e72a5a229f6a1c9">blk2</a>                         : 55;
<a name="l02296"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a6a98eb7c58f64b5375e11288c1bc4095">02296</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html#a6a98eb7c58f64b5375e11288c1bc4095">reserved_63_63</a>               : 1;
<a name="l02297"></a>02297 <span class="preprocessor">#endif</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html#aa5f3702bd9be2d6824c51d41998fd759">s</a>;
<a name="l02299"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html#a02e3bcb83e937bef683e3b3e0f8a97ad">02299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__int_1_1cvmx__mhbwx__mem__dbe0__int__s.html">cvmx_mhbwx_mem_dbe0_int_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html#a02e3bcb83e937bef683e3b3e0f8a97ad">cnf75xx</a>;
<a name="l02300"></a>02300 };
<a name="l02301"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9c6b5cf223c116b1b5d8dbf7b17b0854">02301</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html" title="cvmx_mhbw::_mem_dbe0_int">cvmx_mhbwx_mem_dbe0_int</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int.html" title="cvmx_mhbw::_mem_dbe0_int">cvmx_mhbwx_mem_dbe0_int_t</a>;
<a name="l02302"></a>02302 <span class="comment"></span>
<a name="l02303"></a>02303 <span class="comment">/**</span>
<a name="l02304"></a>02304 <span class="comment"> * cvmx_mhbw#_mem_dbe0_int_w1s</span>
<a name="l02305"></a>02305 <span class="comment"> */</span>
<a name="l02306"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html">02306</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html" title="cvmx_mhbw::_mem_dbe0_int_w1s">cvmx_mhbwx_mem_dbe0_int_w1s</a> {
<a name="l02307"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html#a22a4df1b694d57d372f1f32eeb8b2e18">02307</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html#a22a4df1b694d57d372f1f32eeb8b2e18">u64</a>;
<a name="l02308"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html">02308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html">cvmx_mhbwx_mem_dbe0_int_w1s_s</a> {
<a name="l02309"></a>02309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a5e109b26ab2aa3802a62d9032f61822f">reserved_63_63</a>               : 1;
<a name="l02311"></a>02311     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a7ac91f0b3ed47f22fc5f8391d33b1b4e">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02312"></a>02312     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a8b1f4e9b1064540c9ad49128c7f38ab1">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents DBEs in job control related memories. */</span>
<a name="l02313"></a>02313 <span class="preprocessor">#else</span>
<a name="l02314"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a8b1f4e9b1064540c9ad49128c7f38ab1">02314</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a8b1f4e9b1064540c9ad49128c7f38ab1">blk1</a>                         : 8;
<a name="l02315"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a7ac91f0b3ed47f22fc5f8391d33b1b4e">02315</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a7ac91f0b3ed47f22fc5f8391d33b1b4e">blk2</a>                         : 55;
<a name="l02316"></a><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a5e109b26ab2aa3802a62d9032f61822f">02316</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html#a5e109b26ab2aa3802a62d9032f61822f">reserved_63_63</a>               : 1;
<a name="l02317"></a>02317 <span class="preprocessor">#endif</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html#a1dba0a7354ea01561aace9218c810aa1">s</a>;
<a name="l02319"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html#a6527b481f16977988626b59e6367cd5c">02319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe0__int__w1s_1_1cvmx__mhbwx__mem__dbe0__int__w1s__s.html">cvmx_mhbwx_mem_dbe0_int_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html#a6527b481f16977988626b59e6367cd5c">cnf75xx</a>;
<a name="l02320"></a>02320 };
<a name="l02321"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a53711bc6dae2ff3ec94e63b8cf1f18d6">02321</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html" title="cvmx_mhbw::_mem_dbe0_int_w1s">cvmx_mhbwx_mem_dbe0_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe0__int__w1s.html" title="cvmx_mhbw::_mem_dbe0_int_w1s">cvmx_mhbwx_mem_dbe0_int_w1s_t</a>;
<a name="l02322"></a>02322 <span class="comment"></span>
<a name="l02323"></a>02323 <span class="comment">/**</span>
<a name="l02324"></a>02324 <span class="comment"> * cvmx_mhbw#_mem_dbe1_ena_w1c</span>
<a name="l02325"></a>02325 <span class="comment"> */</span>
<a name="l02326"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html">02326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html" title="cvmx_mhbw::_mem_dbe1_ena_w1c">cvmx_mhbwx_mem_dbe1_ena_w1c</a> {
<a name="l02327"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html#a73f5604aa6d4024a77bdcc907b37ec99">02327</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html#a73f5604aa6d4024a77bdcc907b37ec99">u64</a>;
<a name="l02328"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html">02328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html">cvmx_mhbwx_mem_dbe1_ena_w1c_s</a> {
<a name="l02329"></a>02329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#a389e28f5343bc16c40826392b809d58f">reserved_63_63</a>               : 1;
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#abaf1996add75ba7e18b8205afaf72cff">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02332"></a>02332 <span class="preprocessor">#else</span>
<a name="l02333"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#abaf1996add75ba7e18b8205afaf72cff">02333</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#abaf1996add75ba7e18b8205afaf72cff">blk3</a>                         : 63;
<a name="l02334"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#a389e28f5343bc16c40826392b809d58f">02334</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html#a389e28f5343bc16c40826392b809d58f">reserved_63_63</a>               : 1;
<a name="l02335"></a>02335 <span class="preprocessor">#endif</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html#a511abed237942ab97357dc26c0c8170a">s</a>;
<a name="l02337"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html#a58fe2949f541fd125798de616db83418">02337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1c_1_1cvmx__mhbwx__mem__dbe1__ena__w1c__s.html">cvmx_mhbwx_mem_dbe1_ena_w1c_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html#a58fe2949f541fd125798de616db83418">cnf75xx</a>;
<a name="l02338"></a>02338 };
<a name="l02339"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a5b5c9863e96652d9a45c62df617dcd49">02339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html" title="cvmx_mhbw::_mem_dbe1_ena_w1c">cvmx_mhbwx_mem_dbe1_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1c.html" title="cvmx_mhbw::_mem_dbe1_ena_w1c">cvmx_mhbwx_mem_dbe1_ena_w1c_t</a>;
<a name="l02340"></a>02340 <span class="comment"></span>
<a name="l02341"></a>02341 <span class="comment">/**</span>
<a name="l02342"></a>02342 <span class="comment"> * cvmx_mhbw#_mem_dbe1_ena_w1s</span>
<a name="l02343"></a>02343 <span class="comment"> */</span>
<a name="l02344"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html">02344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html" title="cvmx_mhbw::_mem_dbe1_ena_w1s">cvmx_mhbwx_mem_dbe1_ena_w1s</a> {
<a name="l02345"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html#af80a51ea215209128fe86c3caa996efc">02345</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html#af80a51ea215209128fe86c3caa996efc">u64</a>;
<a name="l02346"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html">02346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html">cvmx_mhbwx_mem_dbe1_ena_w1s_s</a> {
<a name="l02347"></a>02347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02348"></a>02348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#af77edff8aef8590db63cd2da4bd8a534">reserved_63_63</a>               : 1;
<a name="l02349"></a>02349     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#a856b80d20c41fc99087580394161d96e">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02350"></a>02350 <span class="preprocessor">#else</span>
<a name="l02351"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#a856b80d20c41fc99087580394161d96e">02351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#a856b80d20c41fc99087580394161d96e">blk3</a>                         : 63;
<a name="l02352"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#af77edff8aef8590db63cd2da4bd8a534">02352</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html#af77edff8aef8590db63cd2da4bd8a534">reserved_63_63</a>               : 1;
<a name="l02353"></a>02353 <span class="preprocessor">#endif</span>
<a name="l02354"></a>02354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html#ad7000cf4b8a8580c6712fb802cf3d9ec">s</a>;
<a name="l02355"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html#a11239c17f97200802b35d79fd843a6ae">02355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__ena__w1s_1_1cvmx__mhbwx__mem__dbe1__ena__w1s__s.html">cvmx_mhbwx_mem_dbe1_ena_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html#a11239c17f97200802b35d79fd843a6ae">cnf75xx</a>;
<a name="l02356"></a>02356 };
<a name="l02357"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aee68e0719ce94f113d7332b2f40ebf28">02357</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html" title="cvmx_mhbw::_mem_dbe1_ena_w1s">cvmx_mhbwx_mem_dbe1_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe1__ena__w1s.html" title="cvmx_mhbw::_mem_dbe1_ena_w1s">cvmx_mhbwx_mem_dbe1_ena_w1s_t</a>;
<a name="l02358"></a>02358 <span class="comment"></span>
<a name="l02359"></a>02359 <span class="comment">/**</span>
<a name="l02360"></a>02360 <span class="comment"> * cvmx_mhbw#_mem_dbe1_int</span>
<a name="l02361"></a>02361 <span class="comment"> *</span>
<a name="l02362"></a>02362 <span class="comment"> * These registers report double-bit ECC errors for internal MHBW memories.</span>
<a name="l02363"></a>02363 <span class="comment"> * On a double-bit ECC error, the MHBW will report a fatal error to the</span>
<a name="l02364"></a>02364 <span class="comment"> * PSM which then triggers an interrupt, if enable. In addition, the MHBW sends</span>
<a name="l02365"></a>02365 <span class="comment"> * the command specified by</span>
<a name="l02366"></a>02366 <span class="comment"> * &lt;MHBW()_FATAL_ERROR_JCE_W1,MHBW()_FATAL_ERROR_JCE_W0&gt; to the PSM.</span>
<a name="l02367"></a>02367 <span class="comment"> *</span>
<a name="l02368"></a>02368 <span class="comment"> * Write one to each bit to clear it and allow reporting of future errors.</span>
<a name="l02369"></a>02369 <span class="comment"> */</span>
<a name="l02370"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html">02370</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html" title="cvmx_mhbw::_mem_dbe1_int">cvmx_mhbwx_mem_dbe1_int</a> {
<a name="l02371"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html#a9aeb649d13cc3b68d971c52f72b4fb0a">02371</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html#a9aeb649d13cc3b68d971c52f72b4fb0a">u64</a>;
<a name="l02372"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html">02372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html">cvmx_mhbwx_mem_dbe1_int_s</a> {
<a name="l02373"></a>02373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a6daa95d726ff0d6b452c8af7dcfc4d7e">reserved_63_63</a>               : 1;
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a03a4af887560aa2d4d7a827a53cc7e1d">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02376"></a>02376 <span class="preprocessor">#else</span>
<a name="l02377"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a03a4af887560aa2d4d7a827a53cc7e1d">02377</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a03a4af887560aa2d4d7a827a53cc7e1d">blk3</a>                         : 63;
<a name="l02378"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a6daa95d726ff0d6b452c8af7dcfc4d7e">02378</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html#a6daa95d726ff0d6b452c8af7dcfc4d7e">reserved_63_63</a>               : 1;
<a name="l02379"></a>02379 <span class="preprocessor">#endif</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html#a76e14cb401fb39ae11f786151012311e">s</a>;
<a name="l02381"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html#a04f39439556564a51186abdce9441b03">02381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__int_1_1cvmx__mhbwx__mem__dbe1__int__s.html">cvmx_mhbwx_mem_dbe1_int_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html#a04f39439556564a51186abdce9441b03">cnf75xx</a>;
<a name="l02382"></a>02382 };
<a name="l02383"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a41d960f9dda56baeeb7097b1d41129d2">02383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html" title="cvmx_mhbw::_mem_dbe1_int">cvmx_mhbwx_mem_dbe1_int</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int.html" title="cvmx_mhbw::_mem_dbe1_int">cvmx_mhbwx_mem_dbe1_int_t</a>;
<a name="l02384"></a>02384 <span class="comment"></span>
<a name="l02385"></a>02385 <span class="comment">/**</span>
<a name="l02386"></a>02386 <span class="comment"> * cvmx_mhbw#_mem_dbe1_int_w1s</span>
<a name="l02387"></a>02387 <span class="comment"> */</span>
<a name="l02388"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html">02388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html" title="cvmx_mhbw::_mem_dbe1_int_w1s">cvmx_mhbwx_mem_dbe1_int_w1s</a> {
<a name="l02389"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html#af0936dbf26d7fc85e2232620a4d4c1f8">02389</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html#af0936dbf26d7fc85e2232620a4d4c1f8">u64</a>;
<a name="l02390"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html">02390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html">cvmx_mhbwx_mem_dbe1_int_w1s_s</a> {
<a name="l02391"></a>02391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#ac754703e61ddfd56a84652a85c15c37c">reserved_63_63</a>               : 1;
<a name="l02393"></a>02393     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#a94387ade602382b15ecedaa39af4d20f">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents DBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02394"></a>02394 <span class="preprocessor">#else</span>
<a name="l02395"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#a94387ade602382b15ecedaa39af4d20f">02395</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#a94387ade602382b15ecedaa39af4d20f">blk3</a>                         : 63;
<a name="l02396"></a><a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#ac754703e61ddfd56a84652a85c15c37c">02396</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html#ac754703e61ddfd56a84652a85c15c37c">reserved_63_63</a>               : 1;
<a name="l02397"></a>02397 <span class="preprocessor">#endif</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html#aaec88b703939c8e62ec3b7961bb5466b">s</a>;
<a name="l02399"></a><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html#abd87fdb7a76707a6fd343087fe1bb83a">02399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__dbe1__int__w1s_1_1cvmx__mhbwx__mem__dbe1__int__w1s__s.html">cvmx_mhbwx_mem_dbe1_int_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html#abd87fdb7a76707a6fd343087fe1bb83a">cnf75xx</a>;
<a name="l02400"></a>02400 };
<a name="l02401"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a9555c953c72dd4f250a466ed1963f1e8">02401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html" title="cvmx_mhbw::_mem_dbe1_int_w1s">cvmx_mhbwx_mem_dbe1_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__dbe1__int__w1s.html" title="cvmx_mhbw::_mem_dbe1_int_w1s">cvmx_mhbwx_mem_dbe1_int_w1s_t</a>;
<a name="l02402"></a>02402 <span class="comment"></span>
<a name="l02403"></a>02403 <span class="comment">/**</span>
<a name="l02404"></a>02404 <span class="comment"> * cvmx_mhbw#_mem_flip_synd0</span>
<a name="l02405"></a>02405 <span class="comment"> *</span>
<a name="l02406"></a>02406 <span class="comment"> * These registers flip the ECC syndrome for internal MHBW memories to allow</span>
<a name="l02407"></a>02407 <span class="comment"> * for testing of the ECC mechanisms.</span>
<a name="l02408"></a>02408 <span class="comment"> *</span>
<a name="l02409"></a>02409 <span class="comment"> * Each internal memory has two consecutive bits. Setting one of the two bits will cause</span>
<a name="l02410"></a>02410 <span class="comment"> * a single-bit error on the next access, and setting both bits will cause a</span>
<a name="l02411"></a>02411 <span class="comment"> * double-bit error on the next access.</span>
<a name="l02412"></a>02412 <span class="comment"> */</span>
<a name="l02413"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html">02413</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html" title="cvmx_mhbw::_mem_flip_synd0">cvmx_mhbwx_mem_flip_synd0</a> {
<a name="l02414"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html#a492ee190995468ed5dc3a3848a5d9d00">02414</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html#a492ee190995468ed5dc3a3848a5d9d00">u64</a>;
<a name="l02415"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html">02415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html">cvmx_mhbwx_mem_flip_synd0_s</a> {
<a name="l02416"></a>02416 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a49e3f647f8881fb5c807fdfc18a64573">blk2</a>                         : 56; <span class="comment">/**&lt; Flip syndromes for DMA related memories for HAB 0. */</span>
<a name="l02418"></a>02418     uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a94e194faae6dd8eedfe40e3d5c87efb4">blk1</a>                         : 8;  <span class="comment">/**&lt; Flip syndromes for job control related memories. */</span>
<a name="l02419"></a>02419 <span class="preprocessor">#else</span>
<a name="l02420"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a94e194faae6dd8eedfe40e3d5c87efb4">02420</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a94e194faae6dd8eedfe40e3d5c87efb4">blk1</a>                         : 8;
<a name="l02421"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a49e3f647f8881fb5c807fdfc18a64573">02421</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html#a49e3f647f8881fb5c807fdfc18a64573">blk2</a>                         : 56;
<a name="l02422"></a>02422 <span class="preprocessor">#endif</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html#af45b97132f7a6c72c934ebdb80caa05e">s</a>;
<a name="l02424"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html#a9fe89b4cabb2fa29e010d2f5cafad9b6">02424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd0_1_1cvmx__mhbwx__mem__flip__synd0__s.html">cvmx_mhbwx_mem_flip_synd0_s</a>    <a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html#a9fe89b4cabb2fa29e010d2f5cafad9b6">cnf75xx</a>;
<a name="l02425"></a>02425 };
<a name="l02426"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a2919d1c72d8ea7dde31558639e4a13da">02426</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html" title="cvmx_mhbw::_mem_flip_synd0">cvmx_mhbwx_mem_flip_synd0</a> <a class="code" href="unioncvmx__mhbwx__mem__flip__synd0.html" title="cvmx_mhbw::_mem_flip_synd0">cvmx_mhbwx_mem_flip_synd0_t</a>;
<a name="l02427"></a>02427 <span class="comment"></span>
<a name="l02428"></a>02428 <span class="comment">/**</span>
<a name="l02429"></a>02429 <span class="comment"> * cvmx_mhbw#_mem_flip_synd1</span>
<a name="l02430"></a>02430 <span class="comment"> *</span>
<a name="l02431"></a>02431 <span class="comment"> * These registers flip the ECC syndrome for internal MHBW memories to allow</span>
<a name="l02432"></a>02432 <span class="comment"> * for testing of the ECC mechanisms.</span>
<a name="l02433"></a>02433 <span class="comment"> *</span>
<a name="l02434"></a>02434 <span class="comment"> * Each internal memory has two consecutive bits. Setting one of the two bits will cause</span>
<a name="l02435"></a>02435 <span class="comment"> * a single-bit error on the next access, and setting both bits will cause a</span>
<a name="l02436"></a>02436 <span class="comment"> * double-bit error on the next access.</span>
<a name="l02437"></a>02437 <span class="comment"> */</span>
<a name="l02438"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html">02438</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html" title="cvmx_mhbw::_mem_flip_synd1">cvmx_mhbwx_mem_flip_synd1</a> {
<a name="l02439"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html#a179fa3ff3179fb11d684c413f084ef55">02439</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html#a179fa3ff3179fb11d684c413f084ef55">u64</a>;
<a name="l02440"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html">02440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html">cvmx_mhbwx_mem_flip_synd1_s</a> {
<a name="l02441"></a>02441 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html#a55413dfeb1920182bef792670bcd646d">blk3</a>                         : 64; <span class="comment">/**&lt; Flip syndromes for DMA related memories for HAB 1. */</span>
<a name="l02443"></a>02443 <span class="preprocessor">#else</span>
<a name="l02444"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html#a55413dfeb1920182bef792670bcd646d">02444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html#a55413dfeb1920182bef792670bcd646d">blk3</a>                         : 64;
<a name="l02445"></a>02445 <span class="preprocessor">#endif</span>
<a name="l02446"></a>02446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html#a6725d4d2e18c7c56c664851941ea4e5d">s</a>;
<a name="l02447"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html#a207cfd4e6e1cb01b7ac635d93e89b0ed">02447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd1_1_1cvmx__mhbwx__mem__flip__synd1__s.html">cvmx_mhbwx_mem_flip_synd1_s</a>    <a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html#a207cfd4e6e1cb01b7ac635d93e89b0ed">cnf75xx</a>;
<a name="l02448"></a>02448 };
<a name="l02449"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#af861ae4d5cc45f41f1da2a34151fe3aa">02449</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html" title="cvmx_mhbw::_mem_flip_synd1">cvmx_mhbwx_mem_flip_synd1</a> <a class="code" href="unioncvmx__mhbwx__mem__flip__synd1.html" title="cvmx_mhbw::_mem_flip_synd1">cvmx_mhbwx_mem_flip_synd1_t</a>;
<a name="l02450"></a>02450 <span class="comment"></span>
<a name="l02451"></a>02451 <span class="comment">/**</span>
<a name="l02452"></a>02452 <span class="comment"> * cvmx_mhbw#_mem_flip_synd2</span>
<a name="l02453"></a>02453 <span class="comment"> *</span>
<a name="l02454"></a>02454 <span class="comment"> * These registers flip the ECC syndrome for internal MHBW memories to allow</span>
<a name="l02455"></a>02455 <span class="comment"> * for testing of the ECC mechanisms.</span>
<a name="l02456"></a>02456 <span class="comment"> *</span>
<a name="l02457"></a>02457 <span class="comment"> * Each internal memory has two consecutive bits. Setting one of the two bits will cause</span>
<a name="l02458"></a>02458 <span class="comment"> * a single-bit error on the next access, and setting both bits will cause a</span>
<a name="l02459"></a>02459 <span class="comment"> * double-bit error on the next access.</span>
<a name="l02460"></a>02460 <span class="comment"> */</span>
<a name="l02461"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html">02461</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html" title="cvmx_mhbw::_mem_flip_synd2">cvmx_mhbwx_mem_flip_synd2</a> {
<a name="l02462"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html#abc8b951b2ceffd44b53d9749580d475e">02462</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html#abc8b951b2ceffd44b53d9749580d475e">u64</a>;
<a name="l02463"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html">02463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html">cvmx_mhbwx_mem_flip_synd2_s</a> {
<a name="l02464"></a>02464 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02465"></a>02465 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html#aa61868f1342e3ec1cc8225c0ee38cbc3">blk4</a>                         : 64; <span class="comment">/**&lt; Flip syndromes for DMA related memories for HAB 2. */</span>
<a name="l02466"></a>02466 <span class="preprocessor">#else</span>
<a name="l02467"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html#aa61868f1342e3ec1cc8225c0ee38cbc3">02467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html#aa61868f1342e3ec1cc8225c0ee38cbc3">blk4</a>                         : 64;
<a name="l02468"></a>02468 <span class="preprocessor">#endif</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html#af52f999fe599311a124fd3bc95e97481">s</a>;
<a name="l02470"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html#a3005386a671fc40c373614b40e05a3c8">02470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd2_1_1cvmx__mhbwx__mem__flip__synd2__s.html">cvmx_mhbwx_mem_flip_synd2_s</a>    <a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html#a3005386a671fc40c373614b40e05a3c8">cnf75xx</a>;
<a name="l02471"></a>02471 };
<a name="l02472"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1e5a142f15ea0034446968b0098f3324">02472</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html" title="cvmx_mhbw::_mem_flip_synd2">cvmx_mhbwx_mem_flip_synd2</a> <a class="code" href="unioncvmx__mhbwx__mem__flip__synd2.html" title="cvmx_mhbw::_mem_flip_synd2">cvmx_mhbwx_mem_flip_synd2_t</a>;
<a name="l02473"></a>02473 <span class="comment"></span>
<a name="l02474"></a>02474 <span class="comment">/**</span>
<a name="l02475"></a>02475 <span class="comment"> * cvmx_mhbw#_mem_flip_synd3</span>
<a name="l02476"></a>02476 <span class="comment"> *</span>
<a name="l02477"></a>02477 <span class="comment"> * These registers flip the ECC syndrome for internal MHBW memories to allow</span>
<a name="l02478"></a>02478 <span class="comment"> * for testing of the ECC mechanisms.</span>
<a name="l02479"></a>02479 <span class="comment"> *</span>
<a name="l02480"></a>02480 <span class="comment"> * Each internal memory has two consecutive bits. Setting one of the two bits will cause</span>
<a name="l02481"></a>02481 <span class="comment"> * a single-bit error on the next access, and setting both bits will cause a</span>
<a name="l02482"></a>02482 <span class="comment"> * double-bit error on the next access.</span>
<a name="l02483"></a>02483 <span class="comment"> */</span>
<a name="l02484"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html">02484</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html" title="cvmx_mhbw::_mem_flip_synd3">cvmx_mhbwx_mem_flip_synd3</a> {
<a name="l02485"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html#a323880002a8a685253bd7ed5fbb46f60">02485</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html#a323880002a8a685253bd7ed5fbb46f60">u64</a>;
<a name="l02486"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html">02486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html">cvmx_mhbwx_mem_flip_synd3_s</a> {
<a name="l02487"></a>02487 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html#a9297cf483803d2affed461a50335cd54">blk5</a>                         : 64; <span class="comment">/**&lt; Flip syndromes for DMA related memories for HAB 3. */</span>
<a name="l02489"></a>02489 <span class="preprocessor">#else</span>
<a name="l02490"></a><a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html#a9297cf483803d2affed461a50335cd54">02490</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html#a9297cf483803d2affed461a50335cd54">blk5</a>                         : 64;
<a name="l02491"></a>02491 <span class="preprocessor">#endif</span>
<a name="l02492"></a>02492 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html#ae7cfb78c15f52e9fc4946b68cbe356c5">s</a>;
<a name="l02493"></a><a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html#a2484439877ce6214ddb040da50a9b2db">02493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__flip__synd3_1_1cvmx__mhbwx__mem__flip__synd3__s.html">cvmx_mhbwx_mem_flip_synd3_s</a>    <a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html#a2484439877ce6214ddb040da50a9b2db">cnf75xx</a>;
<a name="l02494"></a>02494 };
<a name="l02495"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#add915605ffd063bccd1f76daabd5d79f">02495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html" title="cvmx_mhbw::_mem_flip_synd3">cvmx_mhbwx_mem_flip_synd3</a> <a class="code" href="unioncvmx__mhbwx__mem__flip__synd3.html" title="cvmx_mhbw::_mem_flip_synd3">cvmx_mhbwx_mem_flip_synd3_t</a>;
<a name="l02496"></a>02496 <span class="comment"></span>
<a name="l02497"></a>02497 <span class="comment">/**</span>
<a name="l02498"></a>02498 <span class="comment"> * cvmx_mhbw#_mem_sbe0_ena_w1c</span>
<a name="l02499"></a>02499 <span class="comment"> */</span>
<a name="l02500"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html">02500</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html" title="cvmx_mhbw::_mem_sbe0_ena_w1c">cvmx_mhbwx_mem_sbe0_ena_w1c</a> {
<a name="l02501"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html#a9dc63185c5633a992f87adb4ebdeac8a">02501</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html#a9dc63185c5633a992f87adb4ebdeac8a">u64</a>;
<a name="l02502"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html">02502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html">cvmx_mhbwx_mem_sbe0_ena_w1c_s</a> {
<a name="l02503"></a>02503 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a3e2e02277a380e02715f83e1033a4e15">reserved_63_63</a>               : 1;
<a name="l02505"></a>02505     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a7254b62330725d5b3289742197fd395a">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02506"></a>02506     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a90e1aa846d8f95dbc39c293a42c3041e">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents SBEs in job control related memories. */</span>
<a name="l02507"></a>02507 <span class="preprocessor">#else</span>
<a name="l02508"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a90e1aa846d8f95dbc39c293a42c3041e">02508</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a90e1aa846d8f95dbc39c293a42c3041e">blk1</a>                         : 8;
<a name="l02509"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a7254b62330725d5b3289742197fd395a">02509</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a7254b62330725d5b3289742197fd395a">blk2</a>                         : 55;
<a name="l02510"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a3e2e02277a380e02715f83e1033a4e15">02510</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html#a3e2e02277a380e02715f83e1033a4e15">reserved_63_63</a>               : 1;
<a name="l02511"></a>02511 <span class="preprocessor">#endif</span>
<a name="l02512"></a>02512 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html#a55c50d9d45e59ef233195b6f5371f6e8">s</a>;
<a name="l02513"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html#a9e1803d1e707d6e3968ff73b1612c626">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1c_1_1cvmx__mhbwx__mem__sbe0__ena__w1c__s.html">cvmx_mhbwx_mem_sbe0_ena_w1c_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html#a9e1803d1e707d6e3968ff73b1612c626">cnf75xx</a>;
<a name="l02514"></a>02514 };
<a name="l02515"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ab19adf10b59efa6336febb8bbb7dcff9">02515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html" title="cvmx_mhbw::_mem_sbe0_ena_w1c">cvmx_mhbwx_mem_sbe0_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1c.html" title="cvmx_mhbw::_mem_sbe0_ena_w1c">cvmx_mhbwx_mem_sbe0_ena_w1c_t</a>;
<a name="l02516"></a>02516 <span class="comment"></span>
<a name="l02517"></a>02517 <span class="comment">/**</span>
<a name="l02518"></a>02518 <span class="comment"> * cvmx_mhbw#_mem_sbe0_ena_w1s</span>
<a name="l02519"></a>02519 <span class="comment"> */</span>
<a name="l02520"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html">02520</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html" title="cvmx_mhbw::_mem_sbe0_ena_w1s">cvmx_mhbwx_mem_sbe0_ena_w1s</a> {
<a name="l02521"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html#a7f011beabbeb25f2a96ed13e1d8aa176">02521</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html#a7f011beabbeb25f2a96ed13e1d8aa176">u64</a>;
<a name="l02522"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html">02522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html">cvmx_mhbwx_mem_sbe0_ena_w1s_s</a> {
<a name="l02523"></a>02523 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ac8752aa0df0468d865337dc341bcc32c">reserved_63_63</a>               : 1;
<a name="l02525"></a>02525     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ab16b530286afdc723308f835cfa58e35">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02526"></a>02526     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#abb6b5b0e0965814f4669fd2105b84dd8">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents SBEs in job control related memories. */</span>
<a name="l02527"></a>02527 <span class="preprocessor">#else</span>
<a name="l02528"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#abb6b5b0e0965814f4669fd2105b84dd8">02528</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#abb6b5b0e0965814f4669fd2105b84dd8">blk1</a>                         : 8;
<a name="l02529"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ab16b530286afdc723308f835cfa58e35">02529</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ab16b530286afdc723308f835cfa58e35">blk2</a>                         : 55;
<a name="l02530"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ac8752aa0df0468d865337dc341bcc32c">02530</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html#ac8752aa0df0468d865337dc341bcc32c">reserved_63_63</a>               : 1;
<a name="l02531"></a>02531 <span class="preprocessor">#endif</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html#a65445cfcd26b5d49f282aaa336aaff5d">s</a>;
<a name="l02533"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html#a1aa7ba190bd65533b50bba154f0fabd6">02533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__ena__w1s_1_1cvmx__mhbwx__mem__sbe0__ena__w1s__s.html">cvmx_mhbwx_mem_sbe0_ena_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html#a1aa7ba190bd65533b50bba154f0fabd6">cnf75xx</a>;
<a name="l02534"></a>02534 };
<a name="l02535"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ac63d0ed5ccc824152afa1c8fd9a97911">02535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html" title="cvmx_mhbw::_mem_sbe0_ena_w1s">cvmx_mhbwx_mem_sbe0_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe0__ena__w1s.html" title="cvmx_mhbw::_mem_sbe0_ena_w1s">cvmx_mhbwx_mem_sbe0_ena_w1s_t</a>;
<a name="l02536"></a>02536 <span class="comment"></span>
<a name="l02537"></a>02537 <span class="comment">/**</span>
<a name="l02538"></a>02538 <span class="comment"> * cvmx_mhbw#_mem_sbe0_int</span>
<a name="l02539"></a>02539 <span class="comment"> *</span>
<a name="l02540"></a>02540 <span class="comment"> * These registers report single-bit ECC errors for internal MHBW memories.</span>
<a name="l02541"></a>02541 <span class="comment"> * On a single-bit ECC error, the MHBW will report a nonfatal error to the</span>
<a name="l02542"></a>02542 <span class="comment"> * PSM which then triggers an interrupt, if enable. In addition, the MHBW sends</span>
<a name="l02543"></a>02543 <span class="comment"> * the command specified by</span>
<a name="l02544"></a>02544 <span class="comment"> * &lt;MHBW()_NON_FATAL_ERROR_JCE_W1,MHBW()_NON_FATAL_ERROR_JCE_W0&gt; to the PSM.</span>
<a name="l02545"></a>02545 <span class="comment"> *</span>
<a name="l02546"></a>02546 <span class="comment"> * Write one to each bit to clear it and allow reporting of future errors.</span>
<a name="l02547"></a>02547 <span class="comment"> *</span>
<a name="l02548"></a>02548 <span class="comment"> * Note that single-bit ECC errors will be automatically corrected, unless</span>
<a name="l02549"></a>02549 <span class="comment"> * MHBW()_MEM_COR_DIS0 is set to disable correction.</span>
<a name="l02550"></a>02550 <span class="comment"> */</span>
<a name="l02551"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html">02551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html" title="cvmx_mhbw::_mem_sbe0_int">cvmx_mhbwx_mem_sbe0_int</a> {
<a name="l02552"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html#ad514cdf825905457cfbcceb0e7093d86">02552</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html#ad514cdf825905457cfbcceb0e7093d86">u64</a>;
<a name="l02553"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html">02553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html">cvmx_mhbwx_mem_sbe0_int_s</a> {
<a name="l02554"></a>02554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02555"></a>02555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#ae13ca99633a692fe5e23075edad1cd83">reserved_63_63</a>               : 1;
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#a36a34250105b5fcbc085b14f13e69508">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#adc5e5c2709b2cf5d4d43caa18e747e4c">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents SBEs in job control related memories. */</span>
<a name="l02558"></a>02558 <span class="preprocessor">#else</span>
<a name="l02559"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#adc5e5c2709b2cf5d4d43caa18e747e4c">02559</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#adc5e5c2709b2cf5d4d43caa18e747e4c">blk1</a>                         : 8;
<a name="l02560"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#a36a34250105b5fcbc085b14f13e69508">02560</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#a36a34250105b5fcbc085b14f13e69508">blk2</a>                         : 55;
<a name="l02561"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#ae13ca99633a692fe5e23075edad1cd83">02561</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html#ae13ca99633a692fe5e23075edad1cd83">reserved_63_63</a>               : 1;
<a name="l02562"></a>02562 <span class="preprocessor">#endif</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html#a469ab0382acdda3d5ccdc85b86ee8aa3">s</a>;
<a name="l02564"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html#aa160f980e60f3c708d12f491f0a7679d">02564</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__int_1_1cvmx__mhbwx__mem__sbe0__int__s.html">cvmx_mhbwx_mem_sbe0_int_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html#aa160f980e60f3c708d12f491f0a7679d">cnf75xx</a>;
<a name="l02565"></a>02565 };
<a name="l02566"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a89af23c5a27cabcc04feccf7dbc87fab">02566</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html" title="cvmx_mhbw::_mem_sbe0_int">cvmx_mhbwx_mem_sbe0_int</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int.html" title="cvmx_mhbw::_mem_sbe0_int">cvmx_mhbwx_mem_sbe0_int_t</a>;
<a name="l02567"></a>02567 <span class="comment"></span>
<a name="l02568"></a>02568 <span class="comment">/**</span>
<a name="l02569"></a>02569 <span class="comment"> * cvmx_mhbw#_mem_sbe0_int_w1s</span>
<a name="l02570"></a>02570 <span class="comment"> */</span>
<a name="l02571"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html">02571</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html" title="cvmx_mhbw::_mem_sbe0_int_w1s">cvmx_mhbwx_mem_sbe0_int_w1s</a> {
<a name="l02572"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html#a392a6422602ee980314a230ce57aa678">02572</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html#a392a6422602ee980314a230ce57aa678">u64</a>;
<a name="l02573"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html">02573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html">cvmx_mhbwx_mem_sbe0_int_w1s_s</a> {
<a name="l02574"></a>02574 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02575"></a>02575 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#ae74e66b119ae8ff818e5a5660ce75691">reserved_63_63</a>               : 1;
<a name="l02576"></a>02576     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a2cfff311eceaec4c411338093c43419b">blk2</a>                         : 55; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 0 and 1. */</span>
<a name="l02577"></a>02577     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a0557cfb0584e0b928c0cddaded6ead4a">blk1</a>                         : 8;  <span class="comment">/**&lt; This field represents SBEs in job control related memories. */</span>
<a name="l02578"></a>02578 <span class="preprocessor">#else</span>
<a name="l02579"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a0557cfb0584e0b928c0cddaded6ead4a">02579</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a0557cfb0584e0b928c0cddaded6ead4a">blk1</a>                         : 8;
<a name="l02580"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a2cfff311eceaec4c411338093c43419b">02580</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#a2cfff311eceaec4c411338093c43419b">blk2</a>                         : 55;
<a name="l02581"></a><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#ae74e66b119ae8ff818e5a5660ce75691">02581</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html#ae74e66b119ae8ff818e5a5660ce75691">reserved_63_63</a>               : 1;
<a name="l02582"></a>02582 <span class="preprocessor">#endif</span>
<a name="l02583"></a>02583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html#aced972a34e6bc75ff768d465b90c6154">s</a>;
<a name="l02584"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html#aa3f81c137c19ca17c1dc6623e78310a6">02584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe0__int__w1s_1_1cvmx__mhbwx__mem__sbe0__int__w1s__s.html">cvmx_mhbwx_mem_sbe0_int_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html#aa3f81c137c19ca17c1dc6623e78310a6">cnf75xx</a>;
<a name="l02585"></a>02585 };
<a name="l02586"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#ab66cd19cca5164858d7a0b5b0486267a">02586</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html" title="cvmx_mhbw::_mem_sbe0_int_w1s">cvmx_mhbwx_mem_sbe0_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe0__int__w1s.html" title="cvmx_mhbw::_mem_sbe0_int_w1s">cvmx_mhbwx_mem_sbe0_int_w1s_t</a>;
<a name="l02587"></a>02587 <span class="comment"></span>
<a name="l02588"></a>02588 <span class="comment">/**</span>
<a name="l02589"></a>02589 <span class="comment"> * cvmx_mhbw#_mem_sbe1_ena_w1c</span>
<a name="l02590"></a>02590 <span class="comment"> */</span>
<a name="l02591"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html">02591</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html" title="cvmx_mhbw::_mem_sbe1_ena_w1c">cvmx_mhbwx_mem_sbe1_ena_w1c</a> {
<a name="l02592"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html#a102f2bed1fdf9e2a088484cc1733ff2e">02592</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html#a102f2bed1fdf9e2a088484cc1733ff2e">u64</a>;
<a name="l02593"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html">02593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html">cvmx_mhbwx_mem_sbe1_ena_w1c_s</a> {
<a name="l02594"></a>02594 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02595"></a>02595 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#ade8867999c7dc4c48728dd694718ee21">reserved_63_63</a>               : 1;
<a name="l02596"></a>02596     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#a081ec67c526d6587fefb458900d2a65d">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02597"></a>02597 <span class="preprocessor">#else</span>
<a name="l02598"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#a081ec67c526d6587fefb458900d2a65d">02598</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#a081ec67c526d6587fefb458900d2a65d">blk3</a>                         : 63;
<a name="l02599"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#ade8867999c7dc4c48728dd694718ee21">02599</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html#ade8867999c7dc4c48728dd694718ee21">reserved_63_63</a>               : 1;
<a name="l02600"></a>02600 <span class="preprocessor">#endif</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html#ad454b1895669c8ae6e7da2407ffe34f2">s</a>;
<a name="l02602"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html#a6984145e70aadd8113a3454159fab65b">02602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1c_1_1cvmx__mhbwx__mem__sbe1__ena__w1c__s.html">cvmx_mhbwx_mem_sbe1_ena_w1c_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html#a6984145e70aadd8113a3454159fab65b">cnf75xx</a>;
<a name="l02603"></a>02603 };
<a name="l02604"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#aa51d2cf037ba5029c4030af09b428f46">02604</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html" title="cvmx_mhbw::_mem_sbe1_ena_w1c">cvmx_mhbwx_mem_sbe1_ena_w1c</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1c.html" title="cvmx_mhbw::_mem_sbe1_ena_w1c">cvmx_mhbwx_mem_sbe1_ena_w1c_t</a>;
<a name="l02605"></a>02605 <span class="comment"></span>
<a name="l02606"></a>02606 <span class="comment">/**</span>
<a name="l02607"></a>02607 <span class="comment"> * cvmx_mhbw#_mem_sbe1_ena_w1s</span>
<a name="l02608"></a>02608 <span class="comment"> */</span>
<a name="l02609"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html">02609</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html" title="cvmx_mhbw::_mem_sbe1_ena_w1s">cvmx_mhbwx_mem_sbe1_ena_w1s</a> {
<a name="l02610"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html#a1e38bb2bd956e80ff0f43ef1e6dd100d">02610</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html#a1e38bb2bd956e80ff0f43ef1e6dd100d">u64</a>;
<a name="l02611"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html">02611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html">cvmx_mhbwx_mem_sbe1_ena_w1s_s</a> {
<a name="l02612"></a>02612 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a18c8282ae7f81fe4ed39f985d5d15ed4">reserved_63_63</a>               : 1;
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a47476e0678084ecd7a3fdddba17a1e86">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02615"></a>02615 <span class="preprocessor">#else</span>
<a name="l02616"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a47476e0678084ecd7a3fdddba17a1e86">02616</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a47476e0678084ecd7a3fdddba17a1e86">blk3</a>                         : 63;
<a name="l02617"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a18c8282ae7f81fe4ed39f985d5d15ed4">02617</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html#a18c8282ae7f81fe4ed39f985d5d15ed4">reserved_63_63</a>               : 1;
<a name="l02618"></a>02618 <span class="preprocessor">#endif</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html#aebde66338ef112e3093461e9091d8e22">s</a>;
<a name="l02620"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html#a4aa2ce61eaefffe0597bf09d79482d17">02620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__ena__w1s_1_1cvmx__mhbwx__mem__sbe1__ena__w1s__s.html">cvmx_mhbwx_mem_sbe1_ena_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html#a4aa2ce61eaefffe0597bf09d79482d17">cnf75xx</a>;
<a name="l02621"></a>02621 };
<a name="l02622"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#adfc7052b206328104ec4828acc27f9a8">02622</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html" title="cvmx_mhbw::_mem_sbe1_ena_w1s">cvmx_mhbwx_mem_sbe1_ena_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe1__ena__w1s.html" title="cvmx_mhbw::_mem_sbe1_ena_w1s">cvmx_mhbwx_mem_sbe1_ena_w1s_t</a>;
<a name="l02623"></a>02623 <span class="comment"></span>
<a name="l02624"></a>02624 <span class="comment">/**</span>
<a name="l02625"></a>02625 <span class="comment"> * cvmx_mhbw#_mem_sbe1_int</span>
<a name="l02626"></a>02626 <span class="comment"> *</span>
<a name="l02627"></a>02627 <span class="comment"> * These registers report single-bit ECC errors for internal MHBW memories.</span>
<a name="l02628"></a>02628 <span class="comment"> * On a single-bit ECC error, the MHBW will report a nonfatal error to the</span>
<a name="l02629"></a>02629 <span class="comment"> * PSM which then triggers an interrupt, if enable. In addition, the MHBW sends</span>
<a name="l02630"></a>02630 <span class="comment"> * the command specified by</span>
<a name="l02631"></a>02631 <span class="comment"> * &lt;MHBW()_NON_FATAL_ERROR_JCE_W1,MHBW()_NON_FATAL_ERROR_JCE_W0&gt; to the PSM.</span>
<a name="l02632"></a>02632 <span class="comment"> *</span>
<a name="l02633"></a>02633 <span class="comment"> * Write one to each bit to clear it and allow reporting of future errors.</span>
<a name="l02634"></a>02634 <span class="comment"> *</span>
<a name="l02635"></a>02635 <span class="comment"> * Note that single-bit ECC errors will be automatically corrected, unless</span>
<a name="l02636"></a>02636 <span class="comment"> * MHBW()_MEM_COR_DIS0 is set to disable correction.</span>
<a name="l02637"></a>02637 <span class="comment"> */</span>
<a name="l02638"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html">02638</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html" title="cvmx_mhbw::_mem_sbe1_int">cvmx_mhbwx_mem_sbe1_int</a> {
<a name="l02639"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html#aa33fba3a085348dbf24bb84c6e6900d9">02639</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html#aa33fba3a085348dbf24bb84c6e6900d9">u64</a>;
<a name="l02640"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html">02640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html">cvmx_mhbwx_mem_sbe1_int_s</a> {
<a name="l02641"></a>02641 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#ae8ad7edf2f79f7acf8e48b535319e324">reserved_63_63</a>               : 1;
<a name="l02643"></a>02643     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#a3ddaad5a779c26a59bdae732fcdb8dc5">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02644"></a>02644 <span class="preprocessor">#else</span>
<a name="l02645"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#a3ddaad5a779c26a59bdae732fcdb8dc5">02645</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#a3ddaad5a779c26a59bdae732fcdb8dc5">blk3</a>                         : 63;
<a name="l02646"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#ae8ad7edf2f79f7acf8e48b535319e324">02646</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html#ae8ad7edf2f79f7acf8e48b535319e324">reserved_63_63</a>               : 1;
<a name="l02647"></a>02647 <span class="preprocessor">#endif</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html#a98d1f2367fa234be1d9707c2d6e35c6c">s</a>;
<a name="l02649"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html#a6e1fc48ea9450dfeb909e69b2eb5db08">02649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__int_1_1cvmx__mhbwx__mem__sbe1__int__s.html">cvmx_mhbwx_mem_sbe1_int_s</a>      <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html#a6e1fc48ea9450dfeb909e69b2eb5db08">cnf75xx</a>;
<a name="l02650"></a>02650 };
<a name="l02651"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a0a47167ba6980381d08e6b3c853b0cd2">02651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html" title="cvmx_mhbw::_mem_sbe1_int">cvmx_mhbwx_mem_sbe1_int</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int.html" title="cvmx_mhbw::_mem_sbe1_int">cvmx_mhbwx_mem_sbe1_int_t</a>;
<a name="l02652"></a>02652 <span class="comment"></span>
<a name="l02653"></a>02653 <span class="comment">/**</span>
<a name="l02654"></a>02654 <span class="comment"> * cvmx_mhbw#_mem_sbe1_int_w1s</span>
<a name="l02655"></a>02655 <span class="comment"> */</span>
<a name="l02656"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html">02656</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html" title="cvmx_mhbw::_mem_sbe1_int_w1s">cvmx_mhbwx_mem_sbe1_int_w1s</a> {
<a name="l02657"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html#a1712d70ecdcc36d3fc2544a056a972bf">02657</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html#a1712d70ecdcc36d3fc2544a056a972bf">u64</a>;
<a name="l02658"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html">02658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html">cvmx_mhbwx_mem_sbe1_int_w1s_s</a> {
<a name="l02659"></a>02659 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a1bcd512895eb3a5ecd641cbf263a7e1a">reserved_63_63</a>               : 1;
<a name="l02661"></a>02661     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a95592d6fe1c3003e2459ee0107a677e8">blk3</a>                         : 63; <span class="comment">/**&lt; This field represents SBEs in DMA related memories for HABs 2 and 3. */</span>
<a name="l02662"></a>02662 <span class="preprocessor">#else</span>
<a name="l02663"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a95592d6fe1c3003e2459ee0107a677e8">02663</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a95592d6fe1c3003e2459ee0107a677e8">blk3</a>                         : 63;
<a name="l02664"></a><a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a1bcd512895eb3a5ecd641cbf263a7e1a">02664</a>     uint64_t <a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html#a1bcd512895eb3a5ecd641cbf263a7e1a">reserved_63_63</a>               : 1;
<a name="l02665"></a>02665 <span class="preprocessor">#endif</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html#a2a60f82269f41cfb5f7e397412928874">s</a>;
<a name="l02667"></a><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html#a0c450bf5a76bc6f605f9d4c2d041af0e">02667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__mem__sbe1__int__w1s_1_1cvmx__mhbwx__mem__sbe1__int__w1s__s.html">cvmx_mhbwx_mem_sbe1_int_w1s_s</a>  <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html#a0c450bf5a76bc6f605f9d4c2d041af0e">cnf75xx</a>;
<a name="l02668"></a>02668 };
<a name="l02669"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#abba784eee0df43f2f802944e340e59fd">02669</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html" title="cvmx_mhbw::_mem_sbe1_int_w1s">cvmx_mhbwx_mem_sbe1_int_w1s</a> <a class="code" href="unioncvmx__mhbwx__mem__sbe1__int__w1s.html" title="cvmx_mhbw::_mem_sbe1_int_w1s">cvmx_mhbwx_mem_sbe1_int_w1s_t</a>;
<a name="l02670"></a>02670 <span class="comment"></span>
<a name="l02671"></a>02671 <span class="comment">/**</span>
<a name="l02672"></a>02672 <span class="comment"> * cvmx_mhbw#_non_fatal_error_jce_w0</span>
<a name="l02673"></a>02673 <span class="comment"> *</span>
<a name="l02674"></a>02674 <span class="comment"> * This register specifies the low 64 bits of a PSM command issued when the</span>
<a name="l02675"></a>02675 <span class="comment"> * MHBW or one of its HABs suffer a nonfatal error.</span>
<a name="l02676"></a>02676 <span class="comment"> */</span>
<a name="l02677"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html">02677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html" title="cvmx_mhbw::_non_fatal_error_jce_w0">cvmx_mhbwx_non_fatal_error_jce_w0</a> {
<a name="l02678"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html#a8b9d37da530d9dfef3b384d282cb5175">02678</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html#a8b9d37da530d9dfef3b384d282cb5175">u64</a>;
<a name="l02679"></a><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html">02679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html">cvmx_mhbwx_non_fatal_error_jce_w0_s</a> {
<a name="l02680"></a>02680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html#aeeb127315c0f924c20a94307361b6f73">ls_word</a>                      : 64; <span class="comment">/**&lt; The first word of the PSM command to send on a nonfatal error. */</span>
<a name="l02682"></a>02682 <span class="preprocessor">#else</span>
<a name="l02683"></a><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html#aeeb127315c0f924c20a94307361b6f73">02683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html#aeeb127315c0f924c20a94307361b6f73">ls_word</a>                      : 64;
<a name="l02684"></a>02684 <span class="preprocessor">#endif</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html#a595a8266106db1f9ed3afb7debdda47e">s</a>;
<a name="l02686"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html#ab9eedd5968711e0805a63693b73beb80">02686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w0_1_1cvmx__mhbwx__non__fatal__error__jce__w0__s.html">cvmx_mhbwx_non_fatal_error_jce_w0_s</a> <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html#ab9eedd5968711e0805a63693b73beb80">cnf75xx</a>;
<a name="l02687"></a>02687 };
<a name="l02688"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a60758e8dfc2304d8ee9fecf60855d913">02688</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html" title="cvmx_mhbw::_non_fatal_error_jce_w0">cvmx_mhbwx_non_fatal_error_jce_w0</a> <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w0.html" title="cvmx_mhbw::_non_fatal_error_jce_w0">cvmx_mhbwx_non_fatal_error_jce_w0_t</a>;
<a name="l02689"></a>02689 <span class="comment"></span>
<a name="l02690"></a>02690 <span class="comment">/**</span>
<a name="l02691"></a>02691 <span class="comment"> * cvmx_mhbw#_non_fatal_error_jce_w1</span>
<a name="l02692"></a>02692 <span class="comment"> *</span>
<a name="l02693"></a>02693 <span class="comment"> * This register specifies the high 64 bits of a PSM command issued when the</span>
<a name="l02694"></a>02694 <span class="comment"> * MHBW or one of its HABs suffer a nonfatal error.</span>
<a name="l02695"></a>02695 <span class="comment"> */</span>
<a name="l02696"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html">02696</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html" title="cvmx_mhbw::_non_fatal_error_jce_w1">cvmx_mhbwx_non_fatal_error_jce_w1</a> {
<a name="l02697"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html#ac48bf1dad63ddb1c5ce04c6af6c4bc16">02697</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html#ac48bf1dad63ddb1c5ce04c6af6c4bc16">u64</a>;
<a name="l02698"></a><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html">02698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html">cvmx_mhbwx_non_fatal_error_jce_w1_s</a> {
<a name="l02699"></a>02699 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html#afa6e4d0ebc68fe3963079e7c7480c344">ms_word</a>                      : 64; <span class="comment">/**&lt; The second word of the PSM command to send on a nonfatal error. */</span>
<a name="l02701"></a>02701 <span class="preprocessor">#else</span>
<a name="l02702"></a><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html#afa6e4d0ebc68fe3963079e7c7480c344">02702</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html#afa6e4d0ebc68fe3963079e7c7480c344">ms_word</a>                      : 64;
<a name="l02703"></a>02703 <span class="preprocessor">#endif</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html#ac3e63811118a0dc0ea575139ce34fe2e">s</a>;
<a name="l02705"></a><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html#a295ee5501aa0f6307f9b4ebb0b06f67c">02705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__non__fatal__error__jce__w1_1_1cvmx__mhbwx__non__fatal__error__jce__w1__s.html">cvmx_mhbwx_non_fatal_error_jce_w1_s</a> <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html#a295ee5501aa0f6307f9b4ebb0b06f67c">cnf75xx</a>;
<a name="l02706"></a>02706 };
<a name="l02707"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a625bd70644e8ebed99a1a6aa23c35868">02707</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html" title="cvmx_mhbw::_non_fatal_error_jce_w1">cvmx_mhbwx_non_fatal_error_jce_w1</a> <a class="code" href="unioncvmx__mhbwx__non__fatal__error__jce__w1.html" title="cvmx_mhbw::_non_fatal_error_jce_w1">cvmx_mhbwx_non_fatal_error_jce_w1_t</a>;
<a name="l02708"></a>02708 <span class="comment"></span>
<a name="l02709"></a>02709 <span class="comment">/**</span>
<a name="l02710"></a>02710 <span class="comment"> * cvmx_mhbw#_special_func</span>
<a name="l02711"></a>02711 <span class="comment"> *</span>
<a name="l02712"></a>02712 <span class="comment"> * These registers control special functions MHBW functions for the FDEQ MHABs.</span>
<a name="l02713"></a>02713 <span class="comment"> *</span>
<a name="l02714"></a>02714 <span class="comment"> */</span>
<a name="l02715"></a><a class="code" href="unioncvmx__mhbwx__special__func.html">02715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__special__func.html" title="cvmx_mhbw::_special_func">cvmx_mhbwx_special_func</a> {
<a name="l02716"></a><a class="code" href="unioncvmx__mhbwx__special__func.html#a27dcec584aabf84a6bd41aea0fb47ea8">02716</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__special__func.html#a27dcec584aabf84a6bd41aea0fb47ea8">u64</a>;
<a name="l02717"></a><a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html">02717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html">cvmx_mhbwx_special_func_s</a> {
<a name="l02718"></a>02718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#ad29e3fb3160c833c2712dc36e484e298">reserved_1_63</a>                : 63;
<a name="l02720"></a>02720     uint64_t <a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#a389cae08c4d8a3b0725b217e4d2afe18">ab_hr256_pack_dis</a>            : 1;  <span class="comment">/**&lt; Disable 256 bit data packing on HAB read ports. When set to one, read</span>
<a name="l02721"></a>02721 <span class="comment">                                                         data is only transferred using bits [127:0] of the read DMA ports.</span>
<a name="l02722"></a>02722 <span class="comment">                                                         Note this bit is only used by FDEQ MHABs. */</span>
<a name="l02723"></a>02723 <span class="preprocessor">#else</span>
<a name="l02724"></a><a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#a389cae08c4d8a3b0725b217e4d2afe18">02724</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#a389cae08c4d8a3b0725b217e4d2afe18">ab_hr256_pack_dis</a>            : 1;
<a name="l02725"></a><a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#ad29e3fb3160c833c2712dc36e484e298">02725</a>     uint64_t <a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html#ad29e3fb3160c833c2712dc36e484e298">reserved_1_63</a>                : 63;
<a name="l02726"></a>02726 <span class="preprocessor">#endif</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__special__func.html#a52784767ac3bbd4bf3a7c6578f4a2815">s</a>;
<a name="l02728"></a><a class="code" href="unioncvmx__mhbwx__special__func.html#aac5f69554d8f08a0f9114d1ec9e922ae">02728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__special__func_1_1cvmx__mhbwx__special__func__s.html">cvmx_mhbwx_special_func_s</a>      <a class="code" href="unioncvmx__mhbwx__special__func.html#aac5f69554d8f08a0f9114d1ec9e922ae">cnf75xx</a>;
<a name="l02729"></a>02729 };
<a name="l02730"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a8892da65080fdb9054e46d311ed679d9">02730</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__special__func.html" title="cvmx_mhbw::_special_func">cvmx_mhbwx_special_func</a> <a class="code" href="unioncvmx__mhbwx__special__func.html" title="cvmx_mhbw::_special_func">cvmx_mhbwx_special_func_t</a>;
<a name="l02731"></a>02731 <span class="comment"></span>
<a name="l02732"></a>02732 <span class="comment">/**</span>
<a name="l02733"></a>02733 <span class="comment"> * cvmx_mhbw#_timeout_jce_w0</span>
<a name="l02734"></a>02734 <span class="comment"> *</span>
<a name="l02735"></a>02735 <span class="comment"> * This register specifies the low 64 bits of a PSM command issued when a</span>
<a name="l02736"></a>02736 <span class="comment"> * job timeout occurs.</span>
<a name="l02737"></a>02737 <span class="comment"> */</span>
<a name="l02738"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html">02738</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html" title="cvmx_mhbw::_timeout_jce_w0">cvmx_mhbwx_timeout_jce_w0</a> {
<a name="l02739"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html#a97ef0be26c8c2251c5265cfab7f7b0b6">02739</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html#a97ef0be26c8c2251c5265cfab7f7b0b6">u64</a>;
<a name="l02740"></a><a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html">02740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html">cvmx_mhbwx_timeout_jce_w0_s</a> {
<a name="l02741"></a>02741 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02742"></a>02742 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html#a859769c0ec383ca2601ec3350602680a">ls_word</a>                      : 64; <span class="comment">/**&lt; The first word of the PSM command to send on a job timeout. */</span>
<a name="l02743"></a>02743 <span class="preprocessor">#else</span>
<a name="l02744"></a><a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html#a859769c0ec383ca2601ec3350602680a">02744</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html#a859769c0ec383ca2601ec3350602680a">ls_word</a>                      : 64;
<a name="l02745"></a>02745 <span class="preprocessor">#endif</span>
<a name="l02746"></a>02746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html#a8356f16a2905083613e2ad200510689a">s</a>;
<a name="l02747"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html#a75d12edb66384d7f6a06d4404762dc42">02747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__timeout__jce__w0_1_1cvmx__mhbwx__timeout__jce__w0__s.html">cvmx_mhbwx_timeout_jce_w0_s</a>    <a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html#a75d12edb66384d7f6a06d4404762dc42">cnf75xx</a>;
<a name="l02748"></a>02748 };
<a name="l02749"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a27257d5604bc3de569fc754bfaed7865">02749</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html" title="cvmx_mhbw::_timeout_jce_w0">cvmx_mhbwx_timeout_jce_w0</a> <a class="code" href="unioncvmx__mhbwx__timeout__jce__w0.html" title="cvmx_mhbw::_timeout_jce_w0">cvmx_mhbwx_timeout_jce_w0_t</a>;
<a name="l02750"></a>02750 <span class="comment"></span>
<a name="l02751"></a>02751 <span class="comment">/**</span>
<a name="l02752"></a>02752 <span class="comment"> * cvmx_mhbw#_timeout_jce_w1</span>
<a name="l02753"></a>02753 <span class="comment"> *</span>
<a name="l02754"></a>02754 <span class="comment"> * This register specifies the high 64 bits of a PSM command issued when a</span>
<a name="l02755"></a>02755 <span class="comment"> * job timeout occurs.</span>
<a name="l02756"></a>02756 <span class="comment"> */</span>
<a name="l02757"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html">02757</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html" title="cvmx_mhbw::_timeout_jce_w1">cvmx_mhbwx_timeout_jce_w1</a> {
<a name="l02758"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html#aa9d2b0f3397eb1900f506144226049c3">02758</a>     uint64_t <a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html#aa9d2b0f3397eb1900f506144226049c3">u64</a>;
<a name="l02759"></a><a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html">02759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html">cvmx_mhbwx_timeout_jce_w1_s</a> {
<a name="l02760"></a>02760 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02761"></a>02761 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html#a3b4912261d757cfad7056259b6d88b6e">ms_word</a>                      : 64; <span class="comment">/**&lt; The second word of the PSM command to send on a job timeout. */</span>
<a name="l02762"></a>02762 <span class="preprocessor">#else</span>
<a name="l02763"></a><a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html#a3b4912261d757cfad7056259b6d88b6e">02763</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html#a3b4912261d757cfad7056259b6d88b6e">ms_word</a>                      : 64;
<a name="l02764"></a>02764 <span class="preprocessor">#endif</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html#acc3126bb160b553ef0bec4780c358bf1">s</a>;
<a name="l02766"></a><a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html#ae13db71d93631d43a0fb92ea4ae0cbd8">02766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mhbwx__timeout__jce__w1_1_1cvmx__mhbwx__timeout__jce__w1__s.html">cvmx_mhbwx_timeout_jce_w1_s</a>    <a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html#ae13db71d93631d43a0fb92ea4ae0cbd8">cnf75xx</a>;
<a name="l02767"></a>02767 };
<a name="l02768"></a><a class="code" href="cvmx-mhbwx-defs_8h.html#a1dda75c1556d6dc19f887a59aeba780b">02768</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html" title="cvmx_mhbw::_timeout_jce_w1">cvmx_mhbwx_timeout_jce_w1</a> <a class="code" href="unioncvmx__mhbwx__timeout__jce__w1.html" title="cvmx_mhbw::_timeout_jce_w1">cvmx_mhbwx_timeout_jce_w1_t</a>;
<a name="l02769"></a>02769 
<a name="l02770"></a>02770 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
