library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Proyecto1 is
    Port ( BCD : in STD_LOGIC_VECTOR (3 downto 0);
           segmentos : out STD_LOGIC_VECTOR (6 downto 0);
           dig1 : out STD_LOGIC);
end entity Proyecto1;

architecture decodificador7Seg of Proyecto1 is
begin
    -- Asignación de segmentos para un display de cátodo común
    segmentos(0) <= (BCD(3) OR BCD(2) OR (BCD(1) AND BCD(0)) OR (NOT BCD(1) AND NOT BCD(0)));
    segmentos(1) <= (NOT BCD(2) OR (BCD(1) AND NOT BCD(0)) OR (NOT BCD(1) AND BCD(0)));
    segmentos(2) <= (BCD(2) OR NOT BCD(1) OR BCD(0));
    segmentos(3) <= (BCD(2) OR (BCD(1) AND NOT BCD(0)) OR (NOT BCD(1) AND BCD(0)) OR (NOT BCD(1) AND NOT BCD(0)));
    segmentos(4) <= (NOT BCD(2) AND NOT BCD(1) AND BCD(0));
    segmentos(5) <= (BCD(3) OR (NOT BCD(2) AND NOT BCD(1)) OR (NOT BCD(2) AND BCD(0)) OR (NOT BCD(1) AND BCD(0)));
    segmentos(6) <= (BCD(3) OR (BCD(2) AND NOT BCD(1) AND BCD(0)) OR (NOT BCD(2) AND BCD(1) AND NOT BCD(0)));

    -- Activación del display para cátodo común
    dig1 <= '0';

end architecture decodificador7Seg;