
---------- Begin Simulation Statistics ----------
final_tick                               167145483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565991                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703968                       # Number of bytes of host memory used
host_op_rate                                   567102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   176.68                       # Real time elapsed on the host
host_tick_rate                              946027647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167145                       # Number of seconds simulated
sim_ticks                                167145483000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694557                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095446                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101866                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727872                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                294                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              512                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477974                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671455                       # CPI: cycles per instruction
system.cpu.discardedOps                        190812                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610181                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402508                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34139222                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598281                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167145483                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531422     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693587     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950618     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196365                       # Class of committed instruction
system.cpu.tickCycles                       133006261                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1074706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2150115                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            467                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64887                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111091                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56796                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136116                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64887                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201003                       # Request fanout histogram
system.membus.respLayer1.occupancy         1086309000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           813254000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            670020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1101630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           405389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          405388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       669270                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3223719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3225523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    132172608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              132240064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168354                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1243763                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001485                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1241916     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1847      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1243763                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4131801000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3223977996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2250000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               874322                       # number of demand (read+write) hits
system.l2.demand_hits::total                   874402                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data              874322                       # number of overall hits
system.l2.overall_hits::total                  874402                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200337                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201007                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            200337                       # number of overall misses
system.l2.overall_misses::total                201007                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20850287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20916316000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66029000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20850287000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20916316000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1074659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1075409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1074659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1075409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.893333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98550.746269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104076.066827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104057.649734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98550.746269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104076.066827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104057.649734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111091                       # number of writebacks
system.l2.writebacks::total                    111091                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201003                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201003                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16843357000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16895986000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16843357000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16895986000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78550.746269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84076.797133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84058.377238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78550.746269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84076.797133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84058.377238                       # average overall mshr miss latency
system.l2.replacements                         168354                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       990539                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           990539                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       990539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       990539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            269273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                269273                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14452055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14452055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        405389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            405389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.335766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106174.549649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106174.549649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11729755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11729755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.335766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86174.696582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86174.696582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98550.746269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98550.746269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52629000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78550.746269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78550.746269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        605049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            605049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6398232000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6398232000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       669270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        669270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.095957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99628.345868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99628.345868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5113602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5113602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79630.035660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79630.035660                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32179.584403                       # Cycle average of tags in use
system.l2.tags.total_refs                     2148730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.683714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.379638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.759765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32055.445000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23899                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17391002                       # Number of tag accesses
system.l2.tags.data_accesses                 17391002                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12821312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12864192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111091                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            256543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76707499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76964042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       256543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42536740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42536740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42536740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           256543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76707499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119500782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006366746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6607                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              547091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104546                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111091                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2791425250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6559612750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13889.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32639.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.176456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.467019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.386342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77520     69.56%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11321     10.16%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5655      5.07%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1333      1.20%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8616      7.73%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          638      0.57%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          435      0.39%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          453      0.41%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5479      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.415468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.931905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.489493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6440     97.47%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.56%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.92%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6607                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.810050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.779531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3992     60.42%     60.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      1.04%     61.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2379     36.01%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      2.26%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6607                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12862080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7108096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12864192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        76.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  167145416000                       # Total gap between requests
system.mem_ctrls.avgGap                     535561.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12819200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7108096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 256542.978191040893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76694863.480097755790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42526401.984790697694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111091                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18233750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6541379000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3946041885000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27214.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32652.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35520806.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396291420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210611115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716856000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287689860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13193862240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33930550170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35610770880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84346631685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.630039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92223565500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5581160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69340757500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            399561540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            212341635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718069800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292064220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13193862240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34214520180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35371638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84402057855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.961644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91599365500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5581160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69964957500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663069                       # number of overall hits
system.cpu.icache.overall_hits::total         9663069                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          750                       # number of overall misses
system.cpu.icache.overall_misses::total           750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71498000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71498000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71498000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71498000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663819                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95330.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95330.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95330.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95330.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69998000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69998000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93330.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93330.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93330.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93330.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663069                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95330.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95330.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69998000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69998000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93330.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93330.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.560867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663819                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               750                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12885.092000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.560867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328388                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50946983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50946983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50947396                       # number of overall hits
system.cpu.dcache.overall_hits::total        50947396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1121035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1121035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1129041                       # number of overall misses
system.cpu.dcache.overall_misses::total       1129041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45357510964                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45357510964                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45357510964                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45357510964                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40460.387913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40460.387913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40173.484368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40173.484368                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        85956                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3275                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.246107                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       990539                       # number of writebacks
system.cpu.dcache.writebacks::total            990539                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1066658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1066658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1074659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1074659                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41663640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41663640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42481240999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42481240999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020486                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020486                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39059.979862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39059.979862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39529.972763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39529.972763                       # average overall mshr miss latency
system.cpu.dcache.replacements                1074402                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40456302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40456302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       661621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        661621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21658556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21658556000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32735.593338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32735.593338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       661269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       661269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20320765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20320765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30729.952561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30729.952561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10490681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10490681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       459414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       459414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23698954964                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23698954964                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51585.182350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51585.182350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54025                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54025                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21342875000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21342875000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52647.888818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52647.888818                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    817600999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    817600999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950350                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950350                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102187.351456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102187.351456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.508059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022130                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1074658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.408080                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.508059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105227684                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105227684                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167145483000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
