\hypertarget{sysdeps_2mips_2fpu__control_8h}{}\doxysection{sysdeps/mips/fpu\+\_\+control.h File Reference}
\label{sysdeps_2mips_2fpu__control_8h}\index{sysdeps/mips/fpu\_control.h@{sysdeps/mips/fpu\_control.h}}
{\ttfamily \#include $<$features.\+h$>$}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_aa0d716f94a6a2c2160d083d2977f1021}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+V}}~0x0800  /$\ast$ Invalid operation $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a70b43a60110a310d50dc89c09967497e}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+Z}}~0x0400  /$\ast$ Division by zero  $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a72f48ac3ac1b7d90aefb9b80356e5cee}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+O}}~0x0200  /$\ast$ Overflow          $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a538e36d4596b683fcc851d711289d1cb}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+U}}~0x0100  /$\ast$ Underflow         $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a3250bdc0d697b6edf316a192371cbe3b}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+I}}~0x0080  /$\ast$ Inexact operation $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a12a00e307ae6ffe454361c146a8bb6ee}{\+\_\+\+F\+P\+U\+\_\+\+F\+L\+U\+S\+H\+\_\+\+TZ}}~0x1000000
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a2d0c0e66e154a4576f49f6e87999541f}{\+\_\+\+F\+P\+U\+\_\+\+A\+B\+S2008}}~0x80000
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a9abf494cdc460d4568a4b2302c531622}{\+\_\+\+F\+P\+U\+\_\+\+N\+A\+N2008}}~0x40000
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST}}~0x0     /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO}}~0x1
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP}}~0x2
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN}}~0x3
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a84ce0d9233d689181612bd91cf4a8d54}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+M\+A\+SK}}~0x3
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0xfe8c0000  /$\ast$ Reserved bits in cw, incl A\+B\+S/\+N\+A\+N2008.  $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~0x00000\+F80
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}cfc1 \%0,\$31\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))
\item 
\#define \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}ctc1 \%0,\$31\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+mode\+\_\+\+\_\+(\+\_\+\+\_\+\+S\+I\+\_\+\+\_\+)))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_ad9a11cdc60e1bdbfcdf56d6dfd2ef9d4}{\+\_\+\+\_\+mips\+\_\+fpu\+\_\+getcw}} (\mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}}) \mbox{\hyperlink{libioP_8h_a350a94e75772113b30ba236c031f2f29}{\+\_\+\+\_\+\+T\+H\+R\+OW}}
\item 
\mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}} \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a89aa91f5401ed80377a53c57034d0f50}{\+\_\+\+\_\+mips\+\_\+fpu\+\_\+setcw}} (\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}) \mbox{\hyperlink{libioP_8h_a350a94e75772113b30ba236c031f2f29}{\+\_\+\+\_\+\+T\+H\+R\+OW}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2mips_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a2d0c0e66e154a4576f49f6e87999541f}\label{sysdeps_2mips_2fpu__control_8h_a2d0c0e66e154a4576f49f6e87999541f}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_ABS2008@{\_FPU\_ABS2008}}
\index{\_FPU\_ABS2008@{\_FPU\_ABS2008}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_ABS2008}{\_FPU\_ABS2008}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+A\+B\+S2008~0x80000}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2mips_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a12a00e307ae6ffe454361c146a8bb6ee}\label{sysdeps_2mips_2fpu__control_8h_a12a00e307ae6ffe454361c146a8bb6ee}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_FLUSH\_TZ@{\_FPU\_FLUSH\_TZ}}
\index{\_FPU\_FLUSH\_TZ@{\_FPU\_FLUSH\_TZ}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_FLUSH\_TZ}{\_FPU\_FLUSH\_TZ}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+F\+L\+U\+S\+H\+\_\+\+TZ~0x1000000}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2mips_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}cfc1 \%0,\$31\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2mips_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~0x00000\+F80}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a3250bdc0d697b6edf316a192371cbe3b}\label{sysdeps_2mips_2fpu__control_8h_a3250bdc0d697b6edf316a192371cbe3b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_I@{\_FPU\_MASK\_I}}
\index{\_FPU\_MASK\_I@{\_FPU\_MASK\_I}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_I}{\_FPU\_MASK\_I}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+I~0x0080  /$\ast$ Inexact operation $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a72f48ac3ac1b7d90aefb9b80356e5cee}\label{sysdeps_2mips_2fpu__control_8h_a72f48ac3ac1b7d90aefb9b80356e5cee}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_O@{\_FPU\_MASK\_O}}
\index{\_FPU\_MASK\_O@{\_FPU\_MASK\_O}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_O}{\_FPU\_MASK\_O}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+O~0x0200  /$\ast$ Overflow          $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a538e36d4596b683fcc851d711289d1cb}\label{sysdeps_2mips_2fpu__control_8h_a538e36d4596b683fcc851d711289d1cb}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_U@{\_FPU\_MASK\_U}}
\index{\_FPU\_MASK\_U@{\_FPU\_MASK\_U}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_U}{\_FPU\_MASK\_U}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+U~0x0100  /$\ast$ Underflow         $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_aa0d716f94a6a2c2160d083d2977f1021}\label{sysdeps_2mips_2fpu__control_8h_aa0d716f94a6a2c2160d083d2977f1021}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_V@{\_FPU\_MASK\_V}}
\index{\_FPU\_MASK\_V@{\_FPU\_MASK\_V}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_V}{\_FPU\_MASK\_V}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+V~0x0800  /$\ast$ Invalid operation $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a70b43a60110a310d50dc89c09967497e}\label{sysdeps_2mips_2fpu__control_8h_a70b43a60110a310d50dc89c09967497e}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_Z@{\_FPU\_MASK\_Z}}
\index{\_FPU\_MASK\_Z@{\_FPU\_MASK\_Z}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_Z}{\_FPU\_MASK\_Z}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+Z~0x0400  /$\ast$ Division by zero  $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a9abf494cdc460d4568a4b2302c531622}\label{sysdeps_2mips_2fpu__control_8h_a9abf494cdc460d4568a4b2302c531622}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_NAN2008@{\_FPU\_NAN2008}}
\index{\_FPU\_NAN2008@{\_FPU\_NAN2008}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_NAN2008}{\_FPU\_NAN2008}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+N\+A\+N2008~0x40000}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}\label{sysdeps_2mips_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}}
\index{\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_DOWN}{\_FPU\_RC\_DOWN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN~0x3}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a84ce0d9233d689181612bd91cf4a8d54}\label{sysdeps_2mips_2fpu__control_8h_a84ce0d9233d689181612bd91cf4a8d54}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_MASK@{\_FPU\_RC\_MASK}}
\index{\_FPU\_RC\_MASK@{\_FPU\_RC\_MASK}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_MASK}{\_FPU\_RC\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+M\+A\+SK~0x3}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}\label{sysdeps_2mips_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}}
\index{\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_NEAREST}{\_FPU\_RC\_NEAREST}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST~0x0     /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}\label{sysdeps_2mips_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_UP@{\_FPU\_RC\_UP}}
\index{\_FPU\_RC\_UP@{\_FPU\_RC\_UP}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_UP}{\_FPU\_RC\_UP}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP~0x2}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}\label{sysdeps_2mips_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}}
\index{\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_ZERO}{\_FPU\_RC\_ZERO}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO~0x1}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2mips_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0xfe8c0000  /$\ast$ Reserved bits in cw, incl A\+B\+S/\+N\+A\+N2008.  $\ast$/}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2mips_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}ctc1 \%0,\$31\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{do-rel_8h_a514f1b439f404f86f77090fa9edc96ce}{r}}\char`\"{} (cw))}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}\label{sysdeps_2mips_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_}{\_\_attribute\_\_}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{struct____attribute____}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+mode\+\_\+\+\_\+(\+\_\+\+\_\+\+S\+I\+\_\+\+\_\+)))}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_ad9a11cdc60e1bdbfcdf56d6dfd2ef9d4}\label{sysdeps_2mips_2fpu__control_8h_ad9a11cdc60e1bdbfcdf56d6dfd2ef9d4}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_mips\_fpu\_getcw@{\_\_mips\_fpu\_getcw}}
\index{\_\_mips\_fpu\_getcw@{\_\_mips\_fpu\_getcw}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_mips\_fpu\_getcw()}{\_\_mips\_fpu\_getcw()}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+mips\+\_\+fpu\+\_\+getcw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}}}]{ }\end{DoxyParamCaption})}

\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a89aa91f5401ed80377a53c57034d0f50}\label{sysdeps_2mips_2fpu__control_8h_a89aa91f5401ed80377a53c57034d0f50}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_mips\_fpu\_setcw@{\_\_mips\_fpu\_setcw}}
\index{\_\_mips\_fpu\_setcw@{\_\_mips\_fpu\_setcw}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_mips\_fpu\_setcw()}{\_\_mips\_fpu\_setcw()}}
{\footnotesize\ttfamily \mbox{\hyperlink{malloc_8c_a06f4a6c60c1cacd41e9a961c91348e88}{void}} \+\_\+\+\_\+mips\+\_\+fpu\+\_\+setcw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}]{ }\end{DoxyParamCaption})}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2mips_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2mips_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

