;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV 0, <-20
	MOV 194, <-20
	DJN -1, @-20
	MOV 0, <-20
	SUB #-0, -11
	ADD 100, 9
	ADD 100, 9
	SUB @121, 100
	SUB @124, -6
	SUB -1, <-20
	SUB @121, 100
	SUB -1, <-20
	SUB @121, 100
	MOV 0, <-20
	SPL 0, -202
	SUB #-0, -11
	MOV 194, <-20
	SUB @121, 100
	MOV 0, <-20
	MOV 194, <-20
	MOV 194, <-20
	MOV 194, <-20
	SUB @121, 100
	MOV 194, <-20
	MOV 194, <-20
	MOV 194, <-20
	ADD 270, 60
	SUB -700, -600
	SUB @121, 100
	SUB -201, <-26
	SUB -700, -600
	SUB -7, <-20
	SPL <0, 90
	SUB @124, -6
	SUB -700, -600
	SPL <127, 100
	ADD 210, 0
	SPL <127, 100
	SUB @124, -6
	SUB -1, <-20
	SUB @124, -6
	SUB @127, 100
	SPL 0, -202
	DJN -1, @-20
	MOV 0, <-20
	MOV 0, <-20
	MOV 0, <-20
	MOV 0, <-20
	SUB -1, <-20
