[Inputs]
=OP[7:0]=
[Outputs]
CE_ZF
CE_CF
CE_OVF
CE_NF
MemWr
Mem2Reg
RegWr
WbReg
RegDest
=Branch[2:0]=
=ALUOP[3:0]=
[BiDir]
