# VLSI-HDP

<details><summary> DAY-0  </summary> 

 ## DAY-0 

### Installed 3 tools 

> Yosys

![Screenshot 2022-11-28 at 12 36 01 PM](https://user-images.githubusercontent.com/43700789/204221443-15077ff4-6a19-4b8e-b3c8-821b1cd0babd.png)


> OpenSTA

![Screenshot 2022-11-28 at 12 41 19 PM](https://user-images.githubusercontent.com/43700789/204221544-23cc55c9-8fe7-46a2-89b6-0aa16762eb3b.png)

> ngspice

![Screenshot 2022-11-28 at 12 33 57 PM](https://user-images.githubusercontent.com/43700789/204221644-f8da8de4-9884-473a-b2d8-a6a96e09ce5b.png)

</details>

<details><summary> DAY-1  </summary> 
 
 # Introduction to Verilog RTL design and Synthesis
 
### Intro to open-source simulator iverilog
 - Simulator 
 - Testbench
<img width="1259" alt="Screenshot 2022-11-28 at 1 33 35 PM" src="https://user-images.githubusercontent.com/43700789/204224989-86daa03e-847c-433c-bbc9-dbc2bd52e9cb.png">


