#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024754528270 .scope module, "tb_digital_clock" "tb_digital_clock" 2 4;
 .timescale -9 -12;
P_0000024754526b80 .param/l "DIV" 1 2 11, +C4<00000000000000000000000000001010>;
v0000024754503000_0 .var "clk", 0 0;
v00000247545030a0_0 .net "hr", 4 0, v0000024754502ce0_0;  1 drivers
v000002475458b870_0 .var "last_hr", 4 0;
v000002475458b910_0 .var "last_min", 5 0;
v00000247545343b0_0 .var "last_sec", 5 0;
v0000024754533b90_0 .net "min", 5 0, v0000024754502d80_0;  1 drivers
v0000024754533d70_0 .var "reset", 0 0;
v00000247545341d0_0 .net "sec", 5 0, v0000024754502ec0_0;  1 drivers
S_0000024754528400 .scope module, "dut" "digital_clock" 2 18, 3 5 0, S_0000024754528270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 6 "sec";
    .port_info 3 /OUTPUT 6 "min";
    .port_info 4 /OUTPUT 5 "hr";
P_00000247544e9fd0 .param/l "CW" 1 3 16, +C4<00000000000000000000000000000100>;
P_00000247544ea008 .param/l "DIVIDER" 0 3 6, +C4<00000000000000000000000000001010>;
v00000247544ebb40_0 .net *"_ivl_0", 31 0, L_00000247545346d0;  1 drivers
L_000002475458b9b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024754503380_0 .net *"_ivl_3", 27 0, L_000002475458b9b8;  1 drivers
L_000002475458ba00 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000247545035a0_0 .net/2u *"_ivl_4", 31 0, L_000002475458ba00;  1 drivers
v00000247545037c0_0 .net "clk", 0 0, v0000024754503000_0;  1 drivers
v00000247544ebc80_0 .var "clk_div", 3 0;
v0000024754502ce0_0 .var "hr", 4 0;
v0000024754502d80_0 .var "min", 5 0;
v0000024754502e20_0 .net "reset", 0 0, v0000024754533d70_0;  1 drivers
v0000024754502ec0_0 .var "sec", 5 0;
v0000024754502f60_0 .net "tick", 0 0, L_0000024754534630;  1 drivers
E_0000024754526980 .event posedge, v00000247545037c0_0;
L_00000247545346d0 .concat [ 4 28 0 0], v00000247544ebc80_0, L_000002475458b9b8;
L_0000024754534630 .cmp/eq 32, L_00000247545346d0, L_000002475458ba00;
    .scope S_0000024754528400;
T_0 ;
    %wait E_0000024754526980;
    %load/vec4 v0000024754502e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247544ebc80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024754502f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000247544ebc80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000247544ebc80_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000247544ebc80_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024754528400;
T_1 ;
    %wait E_0000024754526980;
    %load/vec4 v0000024754502e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024754502ec0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024754502d80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024754502ce0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024754502f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024754502ec0_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024754502ec0_0, 0;
    %load/vec4 v0000024754502d80_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000024754502d80_0, 0;
    %load/vec4 v0000024754502ce0_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024754502ce0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000024754502ce0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000024754502ce0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000024754502d80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024754502d80_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000024754502ec0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000024754502ec0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024754528270;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024754503000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024754533d70_0, 0, 1;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v00000247545343b0_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000002475458b910_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002475458b870_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0000024754528270;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000024754503000_0;
    %inv;
    %store/vec4 v0000024754503000_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024754528270;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024754528270 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024754528270;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024754533d70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024754533d70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000024754528270;
T_6 ;
    %wait E_0000024754526980;
    %load/vec4 v00000247545341d0_0;
    %load/vec4 v0000024754533b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000247545030a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000247545343b0_0;
    %load/vec4 v000002475458b910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002475458b870_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 50 "$display", "T=%0t ns -> %02d:%02d:%02d", $time, v00000247545030a0_0, v0000024754533b90_0, v00000247545341d0_0 {0 0 0};
    %load/vec4 v00000247545341d0_0;
    %store/vec4 v00000247545343b0_0, 0, 6;
    %load/vec4 v0000024754533b90_0;
    %store/vec4 v000002475458b910_0, 0, 6;
    %load/vec4 v00000247545030a0_0;
    %store/vec4 v000002475458b870_0, 0, 5;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024754528270;
T_7 ;
    %delay 2000000, 0;
    %vpi_call 2 60 "$display", "Testbench finished" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_digital_clock.v";
    "digital_clock.v";
