Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,156
design__instance__area,2111.96
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00007596331852255389
power__switching__total,0.00001997286562982481
power__leakage__total,0.0000016735024246372632
power__total,0.00009760968532646075
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25231265013685167
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25295483090803256
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10927034586445797
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.015436430348657
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109270
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25515223989166885
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2565903395717137
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6199842481552811
timing__setup__ws__corner:nom_slow_1p08V_125C,13.959324757896434
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619984
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25341393589727507
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2543668958574136
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29450878680486575
timing__setup__ws__corner:nom_typ_1p20V_25C,14.62811069234731
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.294509
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25231265013685167
clock__skew__worst_setup,0.25295483090803256
timing__hold__ws,0.10927034586445797
timing__setup__ws,13.959324757896434
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109270
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,156
design__instance__area__stdcell,2111.96
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0729735
design__instance__utilization__stdcell,0.0729735
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,9
design__instance__area__class:inverter,48.9888
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,754.79
design__instance__count__class:multi_input_combinational_cell,104
design__instance__area__class:multi_input_combinational_cell,999.734
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,22
design__instance__area__class:timing_repair_buffer,263.088
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3248.8
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,191
route__net__special,2
route__drc_errors__iter:0,92
route__wirelength__iter:0,3421
route__drc_errors__iter:1,7
route__wirelength__iter:1,3375
route__drc_errors__iter:2,14
route__wirelength__iter:2,3347
route__drc_errors__iter:3,3
route__wirelength__iter:3,3352
route__drc_errors__iter:4,0
route__wirelength__iter:4,3353
route__drc_errors,0
route__wirelength,3353
route__vias,820
route__vias__singlecut,820
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,119.985
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000580508
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000824143
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000110496
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000824143
design_powergrid__voltage__worst,0.00000824143
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000824143
design_powergrid__drop__worst__net:VPWR,0.00000580508
design_powergrid__voltage__worst__net:VGND,0.00000824143
design_powergrid__drop__worst__net:VGND,0.00000824143
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000119999999999999994569773419106351042273672646842896938323974609375
ir__drop__worst,0.00000581000000000000027707003358301562911947257816791534423828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
