# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/sim/vitis_design_axi_intc_cascaded_1_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/sim/vitis_design_axi_intc_parent_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_104mhz_0/sim/vitis_design_psr_104mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_156mhz_0/sim/vitis_design_psr_156mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_312mhz_0/sim/vitis_design_psr_312mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_78mhz_0/sim/vitis_design_psr_78mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_208mhz_0/sim/vitis_design_psr_208mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_416mhz_0/sim/vitis_design_psr_416mhz_0.vhd" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_psr_625mhz_0/sim/vitis_design_psr_625mhz_0.vhd" \

# Do not sort compile order
nosort
