Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 16 01:04:04 2025
| Host         : pc-pirata running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.708        0.000                      0                10784        0.015        0.000                      0                10784        8.750        0.000                       0                  4538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 40.714}     81.428          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.708        0.000                      0                10784        0.015        0.000                      0                10784        8.750        0.000                       0                  4537  
clk_fpga_1                                                                                                                                                     79.273        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 1.204ns (15.236%)  route 6.698ns (84.764%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.952     8.823    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__40/A0
    SLICE_X6Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.975 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__40/SP/O
                         net (fo=1, routed)           0.645     9.620    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__40_n_3
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.348     9.968 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[20]_i_2/O
                         net (fo=1, routed)           0.789    10.757    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[20]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.881 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[20]_i_1/O
                         net (fo=1, routed)           0.000    10.881    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[20]
    SLICE_X2Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.540    22.733    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X2Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[20]/C
                         clock pessimism              0.130    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.029    22.589    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[20]
  -------------------------------------------------------------------
                         required time                         22.589    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.994ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.952ns (12.419%)  route 6.714ns (87.581%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.952     8.823    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__42/A0
    SLICE_X6Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.947 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__42/SP/O
                         net (fo=1, routed)           1.009     9.956    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__42_n_3
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124    10.080 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[21]_i_2/O
                         net (fo=1, routed)           0.440    10.521    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[21]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124    10.645 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[21]_i_1/O
                         net (fo=1, routed)           0.000    10.645    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[21]
    SLICE_X4Y27          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.537    22.729    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X4Y27          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[21]/C
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.081    22.638    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[21]
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 11.994    

Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.215ns (16.264%)  route 6.256ns (83.736%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.933     8.805    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4/A0
    SLICE_X6Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     8.961 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           0.577     9.538    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4_n_3
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.355     9.893 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[2]_i_2/O
                         net (fo=1, routed)           0.433    10.326    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[2]
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.450 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.450    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[2]
    SLICE_X7Y30          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.495    22.688    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X7Y30          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[2]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.029    22.544    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 12.095    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.215ns (16.577%)  route 6.114ns (83.423%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.781     8.653    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__31/A0
    SLICE_X6Y29          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     8.809 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__31/SP/O
                         net (fo=1, routed)           0.572     9.380    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__31_n_3
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.355     9.735 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[16]_i_2/O
                         net (fo=1, routed)           0.449    10.184    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[16]
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.308 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[16]_i_1/O
                         net (fo=1, routed)           0.000    10.308    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[16]
    SLICE_X6Y32          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.498    22.691    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X6Y32          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[16]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.077    22.595    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[16]
  -------------------------------------------------------------------
                         required time                         22.595    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.367ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 1.204ns (16.618%)  route 6.041ns (83.382%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.578     8.449    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__2/A0
    SLICE_X4Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.601 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.776     9.377    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__2_n_3
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.348     9.725 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[1]_i_2/O
                         net (fo=1, routed)           0.375    10.100    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[1]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.224 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.224    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[1]
    SLICE_X2Y30          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.540    22.733    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X2Y30          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.130    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.031    22.591    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.591    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                 12.367    

Slack (MET) :             12.382ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 1.215ns (16.804%)  route 6.015ns (83.196%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.702     8.573    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__18/A0
    SLICE_X4Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156     8.729 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.842     9.572    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__18_n_3
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.355     9.927 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[9]_i_2/O
                         net (fo=1, routed)           0.159    10.085    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[9]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    10.209 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[9]_i_1/O
                         net (fo=1, routed)           0.000    10.209    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[9]
    SLICE_X2Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.540    22.733    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X2Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[9]/C
                         clock pessimism              0.130    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.031    22.591    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                         22.591    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 12.382    

Slack (MET) :             12.417ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 0.952ns (13.153%)  route 6.286ns (86.847%))
  Logic Levels:           4  (LUT3=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.671     2.979    system_i/eq_right/inst/ap_clk
    SLICE_X29Y38         FDRE                                         r  system_i/eq_right/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  system_i/eq_right/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=42, routed)          2.312     5.747    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/Q[3]
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.871 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=192, routed)         2.933     8.805    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__38/A0
    SLICE_X6Y28          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.929 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__38/SP/O
                         net (fo=1, routed)           0.639     9.568    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__38_n_3
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.124     9.692 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0[19]_i_2/O
                         net (fo=1, routed)           0.401    10.093    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q00[19]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124    10.217 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/q0[19]_i_1/O
                         net (fo=1, routed)           0.000    10.217    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/D[19]
    SLICE_X4Y27          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.537    22.729    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X4Y27          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[19]/C
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.077    22.634    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q0_reg[19]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                 12.417    

Slack (MET) :             12.556ns  (required time - arrival time)
  Source:                 system_i/eq_right/inst/i_i_reg_235_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 1.502ns (21.118%)  route 5.611ns (78.882%))
  Logic Levels:           4  (LUT3=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.670     2.978    system_i/eq_right/inst/ap_clk
    SLICE_X16Y37         FDRE                                         r  system_i/eq_right/inst/i_i_reg_235_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.518     3.496 r  system_i/eq_right/inst/i_i_reg_235_reg[2]/Q
                         net (fo=15, routed)          1.876     5.372    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/i_i_reg_235_reg[2]
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.152     5.524 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_13/O
                         net (fo=2, routed)           0.420     5.944    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_13_n_2
    SLICE_X13Y34         LUT5 (Prop_lut5_I4_O)        0.348     6.292 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0_i_10/O
                         net (fo=64, routed)          2.503     8.795    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4/DPRA3
    SLICE_X6Y28          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     8.948 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4/DP/O
                         net (fo=1, routed)           0.812     9.760    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__4_n_2
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.331    10.091 r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.091    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q10[2]
    SLICE_X7Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.495    22.688    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ap_clk
    SLICE_X7Y29          FDRE                                         r  system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q1_reg[2]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.031    22.647    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/q1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 12.556    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.706ns (25.797%)  route 4.907ns (74.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.465     6.872    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.996 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=9, routed)           0.874     7.870    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/s_axi_eq_io_WVALID
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.994 f  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_3/O
                         net (fo=6, routed)           0.473     8.467    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_3_n_2
    SLICE_X14Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.591 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1/O
                         net (fo=32, routed)          1.095     9.686    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1_n_2
    SLICE_X25Y41         FDRE                                         r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.494    22.687    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_clk
    SLICE_X25Y41         FDRE                                         r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[20]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X25Y41         FDRE (Setup_fdre_C_CE)      -0.205    22.309    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[20]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 12.623    

Slack (MET) :             12.623ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.706ns (25.797%)  route 4.907ns (74.203%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.465     6.872    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.996 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=9, routed)           0.874     7.870    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/s_axi_eq_io_WVALID
    SLICE_X14Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.994 f  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_3/O
                         net (fo=6, routed)           0.473     8.467    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_3_n_2
    SLICE_X14Y40         LUT5 (Prop_lut5_I2_O)        0.124     8.591 r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1/O
                         net (fo=32, routed)          1.095     9.686    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x[31]_i_1_n_2
    SLICE_X25Y41         FDRE                                         r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        1.494    22.687    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/ap_clk
    SLICE_X25Y41         FDRE                                         r  system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[21]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X25Y41         FDRE (Setup_fdre_C_CE)      -0.205    22.309    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_x_reg[21]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 12.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/switch/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.424%)  route 0.208ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.564     0.905    system_i/switch/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.208     1.253    system_i/switch/U0/ip2bus_data[28]
    SLICE_X14Y50         FDRE                                         r  system_i/switch/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.831     1.201    system_i/switch/U0/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/switch/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.066     1.238    system_i/switch/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.904%)  route 0.194ns (51.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.561     0.902    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X23Y49         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[0]/Q
                         net (fo=2, routed)           0.194     1.237    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/DataTx_R_reg[23][0]
    SLICE_X21Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.282 r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.282    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/p_1_in[0]
    SLICE_X21Y50         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.830     1.200    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X21Y50         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[0]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.263    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/eq_left/inst/reg_281_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_left/inst/equalizer_faddfsucud_U0/din1_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.100%)  route 0.170ns (44.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.550     0.891    system_i/eq_left/inst/ap_clk
    SLICE_X20Y69         FDRE                                         r  system_i/eq_left/inst/reg_281_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  system_i/eq_left/inst/reg_281_reg[28]/Q
                         net (fo=2, routed)           0.170     1.225    system_i/eq_left/inst/equalizer_faddfsucud_U0/reg_281_reg[31][28]
    SLICE_X22Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  system_i/eq_left/inst/equalizer_faddfsucud_U0/din1_buf1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.270    system_i/eq_left/inst/equalizer_faddfsucud_U0/grp_fu_257_p1[28]
    SLICE_X22Y69         FDRE                                         r  system_i/eq_left/inst/equalizer_faddfsucud_U0/din1_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.817     1.187    system_i/eq_left/inst/equalizer_faddfsucud_U0/ap_clk
    SLICE_X22Y69         FDRE                                         r  system_i/eq_left/inst/equalizer_faddfsucud_U0/din1_buf1_reg[28]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.092     1.245    system_i/eq_left/inst/equalizer_faddfsucud_U0/din1_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/switch/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.467%)  route 0.226ns (61.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.564     0.905    system_i/switch/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y48         FDRE                                         r  system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/switch/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.226     1.271    system_i/switch/U0/ip2bus_data[30]
    SLICE_X14Y50         FDRE                                         r  system_i/switch/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.831     1.201    system_i/switch/U0/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/switch/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/switch/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.542%)  route 0.225ns (61.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.554     0.895    system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/aclk
    SLICE_X14Y29         FDRE                                         r  system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.225     1.260    system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/out
    SLICE_X25Y28         FDRE                                         r  system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.816     1.186    system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X25Y28         FDRE                                         r  system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/C
                         clock pessimism             -0.034     1.152    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.075     1.227    system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/eq_left/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/q0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_left/inst/iir_y_1_load_reg_579_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.555     0.896    system_i/eq_left/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/ap_clk
    SLICE_X21Y62         FDRE                                         r  system_i/eq_left/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/q0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/eq_left/inst/iir_y_1_U/equalizer_iir_x_1_ram_U/q0_reg[27]/Q
                         net (fo=1, routed)           0.188     1.212    system_i/eq_left/inst/iir_y_1_U_n_6
    SLICE_X22Y62         FDRE                                         r  system_i/eq_left/inst/iir_y_1_load_reg_579_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.823     1.193    system_i/eq_left/inst/ap_clk
    SLICE_X22Y62         FDRE                                         r  system_i/eq_left/inst/iir_y_1_load_reg_579_reg[27]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.016     1.175    system_i/eq_left/inst/iir_y_1_load_reg_579_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/eq_left/inst/temp_i_reg_223_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.829%)  route 0.276ns (66.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.558     0.899    system_i/eq_left/inst/ap_clk
    SLICE_X21Y55         FDRE                                         r  system_i/eq_left/inst/temp_i_reg_223_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/eq_left/inst/temp_i_reg_223_reg[23]/Q
                         net (fo=4, routed)           0.276     1.315    system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/D
    SLICE_X24Y51         RAMS32                                       r  system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.828     1.198    system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/WCLK
    SLICE_X24Y51         RAMS32                                       r  system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/SP/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y51         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.278    system_i/eq_left/inst/iir_x_0_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/eq_right/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/q0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_y_2_load_reg_585_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.667%)  route 0.172ns (57.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.555     0.896    system_i/eq_right/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/ap_clk
    SLICE_X23Y33         FDRE                                         r  system_i/eq_right/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/q0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/eq_right/inst/iir_y_2_U/equalizer_iir_x_1_ram_U/q0_reg[11]/Q
                         net (fo=1, routed)           0.172     1.195    system_i/eq_right/inst/iir_y_2_U_n_22
    SLICE_X19Y32         FDRE                                         r  system_i/eq_right/inst/iir_y_2_load_reg_585_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.823     1.193    system_i/eq_right/inst/ap_clk
    SLICE_X19Y32         FDRE                                         r  system_i/eq_right/inst/iir_y_2_load_reg_585_reg[11]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X19Y32         FDRE (Hold_fdre_C_D)        -0.008     1.151    system_i/eq_right/inst/iir_y_2_load_reg_585_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.001%)  route 0.209ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.561     0.902    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X25Y48         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[1]/Q
                         net (fo=2, routed)           0.209     1.238    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/DataRx_L_reg[23][1]
    SLICE_X20Y47         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.831     1.201    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/S_AXI_ACLK
    SLICE_X20Y47         FDRE                                         r  system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[2]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.023     1.190    system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/eq_right/inst/iir_x_0_load_reg_558_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.363%)  route 0.282ns (66.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.556     0.897    system_i/eq_right/inst/ap_clk
    SLICE_X22Y34         FDRE                                         r  system_i/eq_right/inst/iir_x_0_load_reg_558_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/eq_right/inst/iir_x_0_load_reg_558_reg[9]/Q
                         net (fo=3, routed)           0.282     1.319    system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/D
    SLICE_X20Y29         RAMS32                                       r  system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4549, routed)        0.819     1.189    system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/WCLK
    SLICE_X20Y29         RAMS32                                       r  system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/SP/CLK
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y29         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.269    system_i/eq_right/inst/iir_x_1_U/equalizer_iir_x_1_ram_U/ram_reg_0_7_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11   system_i/eq_left/inst/equalizer_eq_io_s_axi_U/int_coeffs/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11   system_i/eq_left/inst/equalizer_eq_io_s_axi_U/int_coeffs/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8    system_i/eq_right/inst/equalizer_eq_io_s_axi_U/int_coeffs/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X0Y24    system_i/eq_left/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X0Y11    system_i/eq_right/inst/equalizer_fmul_32dEe_U1/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X1Y23    system_i/eq_left/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         20.000      17.455     DSP48_X0Y8     system_i/eq_right/inst/equalizer_fmul_32dEe_U2/equalizer_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y45   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__12/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__14/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y33    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y65    system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__44/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y65    system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__44/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__16/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__18/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y61    system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__22/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__20/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y28    system_i/eq_right/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__20/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y61    system_i/eq_left/inst/iir_coeff_array_U/equalizer_iir_coebkb_ram_U/ram_reg_0_15_0_0__22/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.428
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.428      79.273     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



