Info (10281): Verilog HDL Declaration information at rasterizer.sv(4): object "init" differs only in case from object "INIT" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 4
Info (10281): Verilog HDL Declaration information at rasterizer.sv(19): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/rasterizer.sv Line: 19
Info (10281): Verilog HDL Declaration information at gpu_core.sv(31): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 31
Info (10281): Verilog HDL Declaration information at gpu_core.sv(371): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/gpu_core.sv Line: 371
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/kpalani/Desktop/ece385_finalprj/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 49
