

================================================================
== Vivado HLS Report for 'writeAB'
================================================================
* Date:           Thu Apr  8 15:56:31 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mm
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        15|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1429|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     21|     1221|      285|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      197|    -|
|Register             |        0|      -|     1966|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     21|     3187|     2103|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+-------+-----+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------+-------------------------+---------+-------+-----+----+-----+
    |mm_mul_25ns_43ns_68_4_1_U335  |mm_mul_25ns_43ns_68_4_1  |        0|      5|  297|  89|    0|
    |mm_mul_32s_24ns_32_4_1_U337   |mm_mul_32s_24ns_32_4_1   |        0|      4|  231|  49|    0|
    |mm_mul_32s_32s_32_4_1_U336    |mm_mul_32s_32s_32_4_1    |        0|      4|  231|  49|    0|
    |mm_mul_32s_32s_32_4_1_U338    |mm_mul_32s_32s_32_4_1    |        0|      4|  231|  49|    0|
    |mm_mul_32s_32s_32_4_1_U339    |mm_mul_32s_32s_32_4_1    |        0|      4|  231|  49|    0|
    +------------------------------+-------------------------+---------+-------+-----+----+-----+
    |Total                         |                         |        0|     21| 1221| 285|    0|
    +------------------------------+-------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln120_1_fu_424_p2               |     +    |      0|  0|  24|           1|          24|
    |add_ln120_fu_363_p2                 |     +    |      0|  0|  68|           1|          68|
    |add_ln121_1_fu_392_p2               |     +    |      0|  0|  44|           1|          44|
    |add_ln121_fu_713_p2                 |     +    |      0|  0|  32|           1|          32|
    |add_ln122_1_fu_560_p2               |     +    |      0|  0|  13|           1|          13|
    |add_ln122_fu_511_p2                 |     +    |      0|  0|   9|           1|           9|
    |add_ln123_fu_546_p2                 |     +    |      0|  0|   6|           1|           4|
    |add_ln125_1_fu_617_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln125_2_fu_732_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln125_3_fu_532_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln125_4_fu_744_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln125_fu_418_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln180_fu_918_p2                 |     +    |      0|  0|  60|          60|          60|
    |sub_ln120_1_fu_312_p2               |     -    |      0|  0|  25|           1|          25|
    |sub_ln120_fu_293_p2                 |     -    |      0|  0|  32|           1|          32|
    |sub_ln125_1_fu_650_p2               |     -    |      0|  0|  28|           1|          28|
    |sub_ln125_2_fu_697_p2               |     -    |      0|  0|  32|           1|          32|
    |sub_ln125_3_fu_762_p2               |     -    |      0|  0|  28|           1|          28|
    |sub_ln125_4_fu_787_p2               |     -    |      0|  0|  32|           1|          32|
    |sub_ln125_5_fu_806_p2               |     -    |      0|  0|  28|           1|          28|
    |sub_ln125_6_fu_832_p2               |     -    |      0|  0|  32|           1|          32|
    |sub_ln125_7_fu_851_p2               |     -    |      0|  0|  28|           1|          28|
    |sub_ln125_fu_630_p2                 |     -    |      0|  0|  32|           1|          32|
    |and_ln120_1_fu_468_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln120_fu_456_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln125_fu_505_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter8   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |empty_14_fu_386_p2                  |   icmp   |      0|  0|  50|          68|           1|
    |empty_17_fu_585_p2                  |   icmp   |      0|  0|  50|          68|           1|
    |icmp_ln120_fu_358_p2                |   icmp   |      0|  0|  50|          68|          68|
    |icmp_ln121_fu_369_p2                |   icmp   |      0|  0|  24|          44|          44|
    |icmp_ln122_fu_462_p2                |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln123_fu_450_p2                |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |or_ln122_1_fu_523_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln122_fu_517_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln125_1_fu_500_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln125_fu_481_p2                  |    or    |      0|  0|   2|           1|           1|
    |jj_fu_552_p3                        |  select  |      0|  0|   4|           1|           1|
    |select_ln120_1_fu_678_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln120_2_fu_438_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln120_3_fu_685_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln120_4_fu_474_p3            |  select  |      0|  0|  24|           1|          24|
    |select_ln120_5_fu_894_p3            |  select  |      0|  0|  28|           1|          28|
    |select_ln120_fu_321_p3              |  select  |      0|  0|  25|           1|          25|
    |select_ln121_1_fu_398_p3            |  select  |      0|  0|  44|           1|           1|
    |select_ln121_fu_737_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln122_1_fu_538_p3            |  select  |      0|  0|   9|           1|           9|
    |select_ln122_2_fu_566_p3            |  select  |      0|  0|  13|           1|           1|
    |select_ln122_fu_907_p3              |  select  |      0|  0|  28|           1|          28|
    |select_ln125_1_fu_486_p3            |  select  |      0|  0|   9|           1|           1|
    |select_ln125_2_fu_725_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln125_3_fu_870_p3            |  select  |      0|  0|  28|           1|          28|
    |select_ln125_4_fu_878_p3            |  select  |      0|  0|  28|           1|          28|
    |select_ln125_5_fu_886_p3            |  select  |      0|  0|  28|           1|          28|
    |select_ln125_6_fu_900_p3            |  select  |      0|  0|  28|           1|          28|
    |select_ln125_fu_670_p3              |  select  |      0|  0|  28|           1|          28|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln120_fu_445_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln125_fu_494_p2                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1429|         538|        1218|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ABStream_V_V_blk_n                           |   9|          2|    1|          2|
    |AB_V_blk_n_AW                                |   9|          2|    1|          2|
    |AB_V_blk_n_B                                 |   9|          2|    1|          2|
    |AB_V_blk_n_W                                 |   9|          2|    1|          2|
    |AB_V_offset_blk_n                            |   9|          2|    1|          2|
    |N_blk_n                                      |   9|          2|    1|          2|
    |ap_NS_fsm                                    |  44|          9|    1|          9|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten98_i_phi_fu_192_p4  |   9|          2|   68|        136|
    |i_0_i_i_reg_232                              |   9|          2|    9|         18|
    |ib_0_i_i_reg_210                             |   9|          2|   24|         48|
    |indvar_flatten44_i_reg_199                   |   9|          2|   44|         88|
    |indvar_flatten98_i_reg_188                   |   9|          2|   68|        136|
    |indvar_flatten_i_reg_221                     |   9|          2|   13|         26|
    |jb_0_i_i_reg_254                             |   9|          2|   32|         64|
    |jj_0_i_i_reg_243                             |   9|          2|    4|          8|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 197|         43|  272|        551|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |N_read_reg_938                      |   32|   0|   32|          0|
    |add_ln120_1_reg_1030                |   24|   0|   24|          0|
    |add_ln120_reg_997                   |   68|   0|   68|          0|
    |add_ln125_2_reg_1118                |   32|   0|   32|          0|
    |add_ln125_3_reg_1057                |   32|   0|   32|          0|
    |add_ln125_4_reg_1130                |   32|   0|   32|          0|
    |add_ln125_reg_1025                  |   32|   0|   32|          0|
    |add_ln180_reg_1137                  |   60|   0|   60|          0|
    |and_ln120_1_reg_1040                |    1|   0|    1|          0|
    |and_ln125_reg_1052                  |    1|   0|    1|          0|
    |ap_CS_fsm                           |    8|   0|    8|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |bound49_i_reg_988                   |   68|   0|   68|          0|
    |bound5_i_reg_983                    |   32|   0|   44|         12|
    |empty_14_reg_1016                   |    1|   0|    1|          0|
    |empty_17_reg_1077                   |    1|   0|    1|          0|
    |empty_reg_963                       |   32|   0|   43|         11|
    |i_0_i_i_reg_232                     |    9|   0|    9|          0|
    |ib_0_i_i_reg_210                    |   24|   0|   24|          0|
    |icmp_ln120_reg_993                  |    1|   0|    1|          0|
    |icmp_ln121_reg_1003                 |    1|   0|    1|          0|
    |indvar_flatten44_i_reg_199          |   44|   0|   44|          0|
    |indvar_flatten98_i_reg_188          |   68|   0|   68|          0|
    |indvar_flatten_i_reg_221            |   13|   0|   13|          0|
    |jb_0_i_i_reg_254                    |   32|   0|   32|          0|
    |jj_0_i_i_reg_243                    |    4|   0|    4|          0|
    |mul_ln125_1_reg_1091                |   32|   0|   32|          0|
    |mul_ln125_1_reg_1091_pp0_iter6_reg  |   32|   0|   32|          0|
    |mul_ln125_2_reg_1098                |   32|   0|   32|          0|
    |mul_ln125_3_reg_1103                |   32|   0|   32|          0|
    |mul_ln125_reg_1086                  |   32|   0|   32|          0|
    |select_ln120_2_reg_1035             |   24|   0|   32|          8|
    |select_ln120_reg_957                |   25|   0|   25|          0|
    |select_ln125_reg_1108               |   28|   0|   28|          0|
    |tmp_1_i_reg_952                     |   24|   0|   24|          0|
    |tmp_1_reg_947                       |    1|   0|    1|          0|
    |tmp_7_i_reg_1113                    |   24|   0|   27|          3|
    |tmp_V_reg_1142                      |  512|   0|  512|          0|
    |tmp_reg_933                         |   58|   0|   58|          0|
    |zext_ln119_cast_i_reg_978           |   58|   0|   60|          2|
    |and_ln120_1_reg_1040                |   64|  32|    1|          0|
    |and_ln125_reg_1052                  |   64|  32|    1|          0|
    |empty_14_reg_1016                   |   64|  32|    1|          0|
    |empty_17_reg_1077                   |   64|  32|    1|          0|
    |icmp_ln120_reg_993                  |   64|  32|    1|          0|
    |icmp_ln121_reg_1003                 |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1966| 192| 1624|         36|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    writeAB   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    writeAB   | return value |
|ABStream_V_V_dout     |  in |  512|   ap_fifo  | ABStream_V_V |    pointer   |
|ABStream_V_V_empty_n  |  in |    1|   ap_fifo  | ABStream_V_V |    pointer   |
|ABStream_V_V_read     | out |    1|   ap_fifo  | ABStream_V_V |    pointer   |
|m_axi_AB_V_AWVALID    | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWREADY    |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWADDR     | out |   64|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWID       | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWLEN      | out |   32|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWSIZE     | out |    3|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWBURST    | out |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWLOCK     | out |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWCACHE    | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWPROT     | out |    3|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWQOS      | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWREGION   | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_AWUSER     | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WVALID     | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WREADY     |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WDATA      | out |  512|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WSTRB      | out |   64|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WLAST      | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WID        | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_WUSER      | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARVALID    | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARREADY    |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARADDR     | out |   64|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARID       | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARLEN      | out |   32|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARSIZE     | out |    3|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARBURST    | out |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARLOCK     | out |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARCACHE    | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARPROT     | out |    3|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARQOS      | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARREGION   | out |    4|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_ARUSER     | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RVALID     |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RREADY     | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RDATA      |  in |  512|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RLAST      |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RID        |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RUSER      |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_RRESP      |  in |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_BVALID     |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_BREADY     | out |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_BRESP      |  in |    2|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_BID        |  in |    1|    m_axi   |     AB_V     |    pointer   |
|m_axi_AB_V_BUSER      |  in |    1|    m_axi   |     AB_V     |    pointer   |
|AB_V_offset_dout      |  in |   64|   ap_fifo  |  AB_V_offset |    pointer   |
|AB_V_offset_empty_n   |  in |    1|   ap_fifo  |  AB_V_offset |    pointer   |
|AB_V_offset_read      | out |    1|   ap_fifo  |  AB_V_offset |    pointer   |
|N_dout                |  in |   32|   ap_fifo  |       N      |    pointer   |
|N_empty_n             |  in |    1|   ap_fifo  |       N      |    pointer   |
|N_read                | out |    1|   ap_fifo  |       N      |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 7 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%AB_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %AB_V_offset)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:119->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 23 'read' 'AB_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %AB_V_offset_read, i32 6, i32 63)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:119->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.21ns)   --->   "%N_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %N)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:119->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 25 'read' 'N_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %N_read, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 26 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %N_read, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 27 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 28 [1/1] (0.66ns)   --->   "%sub_ln120 = sub i32 0, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 28 'sub' 'sub_ln120' <Predicate = (tmp_1)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sub_ln120, i32 8, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 29 'partselect' 'tmp_i' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i24 %tmp_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 30 'zext' 'zext_ln120' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%sub_ln120_1 = sub i25 0, %zext_ln120" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 31 'sub' 'sub_ln120_1' <Predicate = (tmp_1)> <Delay = 0.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i24 %tmp_1_i to i25" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 32 'zext' 'zext_ln120_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.35ns)   --->   "%select_ln120 = select i1 %tmp_1, i25 %sub_ln120_1, i25 %zext_ln120_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 33 'select' 'select_ln120' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2_i = call i36 @_ssdm_op_BitConcatenate.i36.i25.i11(i25 %select_ln120, i11 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 34 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = sext i36 %tmp_2_i to i43" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 35 'sext' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%cast47_cast_i = zext i25 %select_ln120 to i68" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 36 'zext' 'cast47_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%cast48_cast_i = zext i43 %empty to i68" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 37 'zext' 'cast48_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (2.10ns)   --->   "%bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 38 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 39 [3/4] (2.10ns)   --->   "%bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 39 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 40 [2/4] (2.10ns)   --->   "%bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 40 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %ABStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %AB_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [11 x i8]* @ScalarProp_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln119_cast_i = zext i58 %tmp to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:119->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 46 'zext' 'zext_ln119_cast_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %ABStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [11 x i8]* @ScalarProp_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bound5_i = zext i43 %empty to i44" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 51 'zext' 'bound5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/4] (2.10ns)   --->   "%bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 52 'mul' 'bound49_i' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.60>

State 7 <SV = 6> <Delay = 1.27>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten98_i = phi i68 [ 0, %entry ], [ %add_ln120, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 54 'phi' 'indvar_flatten98_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten44_i = phi i44 [ 0, %entry ], [ %select_ln121_1, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 55 'phi' 'indvar_flatten44_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.07ns)   --->   "%icmp_ln120 = icmp eq i68 %indvar_flatten98_i, %bound49_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 56 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.85ns)   --->   "%add_ln120 = add i68 1, %indvar_flatten98_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 57 'add' 'add_ln120' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.02ns)   --->   "%icmp_ln121 = icmp eq i44 %indvar_flatten44_i, %bound5_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 58 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_13 = trunc i68 %indvar_flatten98_i to i3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 59 'trunc' 'empty_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i68 @_ssdm_op_BitConcatenate.i68.i65.i3(i65 0, i3 %empty_13)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.07ns)   --->   "%empty_14 = icmp eq i68 %tmp_6, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 61 'icmp' 'empty_14' <Predicate = (!icmp_ln120)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %empty_14, label %ReqBB, label %hls_label_5_end" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 62 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.69ns)   --->   "%add_ln121_1 = add i44 1, %indvar_flatten44_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 63 'add' 'add_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 0.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.25ns)   --->   "%select_ln121_1 = select i1 %icmp_ln121, i44 1, i44 %add_ln121_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 64 'select' 'select_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.36>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%ib_0_i_i = phi i24 [ 0, %entry ], [ %select_ln120_4, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 65 'phi' 'ib_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i13 [ 0, %entry ], [ %select_ln122_2, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 66 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i9 [ 0, %entry ], [ %select_ln122_1, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 67 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%jj_0_i_i = phi i4 [ 0, %entry ], [ %jj, %BurstBB1 ]"   --->   Operation 68 'phi' 'jj_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %ib_0_i_i, i8 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 69 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i9 %i_0_i_i to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 70 'zext' 'zext_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.66ns)   --->   "%add_ln125 = add nsw i32 %zext_ln122, %shl_ln_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 71 'add' 'add_ln125' <Predicate = (!icmp_ln121)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%add_ln120_1 = add i24 1, %ib_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 72 'add' 'add_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln125_mid1_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %add_ln120_1, i8 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 73 'bitconcatenate' 'shl_ln125_mid1_i' <Predicate = (!icmp_ln120 & icmp_ln121)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.22ns)   --->   "%select_ln120_2 = select i1 %icmp_ln121, i32 %shl_ln125_mid1_i, i32 %shl_ln_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 74 'select' 'select_ln120_2' <Predicate = (!icmp_ln120)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.12ns)   --->   "%xor_ln120 = xor i1 %icmp_ln121, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 75 'xor' 'xor_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.65ns)   --->   "%icmp_ln123 = icmp eq i4 %jj_0_i_i, -8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:123->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 76 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%and_ln120 = and i1 %icmp_ln123, %xor_ln120" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 77 'and' 'and_ln120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.64ns)   --->   "%icmp_ln122 = icmp eq i13 %indvar_flatten_i, 2048" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 78 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns)   --->   "%and_ln120_1 = and i1 %icmp_ln122, %xor_ln120" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 79 'and' 'and_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.36ns)   --->   "%select_ln120_4 = select i1 %icmp_ln121, i24 %add_ln120_1, i24 %ib_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 80 'select' 'select_ln120_4' <Predicate = (!icmp_ln120)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.12ns)   --->   "%or_ln125 = or i1 %and_ln120_1, %icmp_ln121" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 81 'or' 'or_ln125' <Predicate = (!icmp_ln120)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.30ns)   --->   "%select_ln125_1 = select i1 %or_ln125, i9 0, i9 %i_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 82 'select' 'select_ln125_1' <Predicate = (!icmp_ln120)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%xor_ln125 = xor i1 %icmp_ln122, true" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 83 'xor' 'xor_ln125' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%or_ln125_1 = or i1 %icmp_ln121, %xor_ln125" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 84 'or' 'or_ln125_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125 = and i1 %and_ln120, %or_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 85 'and' 'and_ln125' <Predicate = (!icmp_ln120)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.51ns)   --->   "%add_ln122 = add i9 1, %select_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 86 'add' 'add_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln122_1)   --->   "%or_ln122 = or i1 %and_ln125, %and_ln120_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 87 'or' 'or_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln122_1 = or i1 %or_ln122, %icmp_ln121" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 88 'or' 'or_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i9 %add_ln122 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 89 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.66ns)   --->   "%add_ln125_3 = add nsw i32 %zext_ln122_1, %select_ln120_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 90 'add' 'add_ln125_3' <Predicate = (!icmp_ln120)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln122_1 = select i1 %and_ln125, i9 %add_ln122, i9 %select_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 91 'select' 'select_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.33ns)   --->   "%add_ln123 = add i4 1, %jj_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:123->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 92 'add' 'add_ln123' <Predicate = (!icmp_ln120)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.35ns)   --->   "%jj = select i1 %or_ln122_1, i4 1, i4 %add_ln123" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:123->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 93 'select' 'jj' <Predicate = (!icmp_ln120)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.54ns)   --->   "%add_ln122_1 = add i13 1, %indvar_flatten_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 94 'add' 'add_ln122_1' <Predicate = (!icmp_ln120)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.32ns)   --->   "%select_ln122_2 = select i1 %or_ln125, i13 1, i13 %add_ln122_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 95 'select' 'select_ln122_2' <Predicate = (!icmp_ln120)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty_16 = trunc i68 %add_ln120 to i3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 96 'trunc' 'empty_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = call i68 @_ssdm_op_BitConcatenate.i68.i65.i3(i65 0, i3 %empty_16)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 97 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.07ns)   --->   "%empty_17 = icmp eq i68 %tmp_7, 0" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 98 'icmp' 'empty_17' <Predicate = (!icmp_ln120)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %empty_17, label %RespBB, label %BurstBB1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 99 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 100 [4/4] (2.10ns)   --->   "%mul_ln125 = mul nsw i32 %add_ln125, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 100 'mul' 'mul_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i24 %add_ln120_1 to i32" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 101 'zext' 'zext_ln120_2' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_9 : Operation 102 [4/4] (2.10ns)   --->   "%mul_ln125_1 = mul i32 %N_read, %zext_ln120_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 102 'mul' 'mul_ln125_1' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [4/4] (2.10ns)   --->   "%mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 103 'mul' 'mul_ln125_2' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [4/4] (2.10ns)   --->   "%mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 104 'mul' 'mul_ln125_3' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 105 [3/4] (2.10ns)   --->   "%mul_ln125 = mul nsw i32 %add_ln125, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 105 'mul' 'mul_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [3/4] (2.10ns)   --->   "%mul_ln125_1 = mul i32 %N_read, %zext_ln120_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 106 'mul' 'mul_ln125_1' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [3/4] (2.10ns)   --->   "%mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 107 'mul' 'mul_ln125_2' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [3/4] (2.10ns)   --->   "%mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 108 'mul' 'mul_ln125_3' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 109 [2/4] (2.10ns)   --->   "%mul_ln125 = mul nsw i32 %add_ln125, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 109 'mul' 'mul_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/4] (2.10ns)   --->   "%mul_ln125_1 = mul i32 %N_read, %zext_ln120_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 110 'mul' 'mul_ln125_1' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/4] (2.10ns)   --->   "%mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 111 'mul' 'mul_ln125_2' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [2/4] (2.10ns)   --->   "%mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 112 'mul' 'mul_ln125_3' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 113 [1/4] (2.10ns)   --->   "%mul_ln125 = mul nsw i32 %add_ln125, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 113 'mul' 'mul_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/4] (2.10ns)   --->   "%mul_ln125_1 = mul i32 %N_read, %zext_ln120_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 114 'mul' 'mul_ln125_1' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/4] (2.10ns)   --->   "%mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 115 'mul' 'mul_ln125_2' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/4] (2.10ns)   --->   "%mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 116 'mul' 'mul_ln125_3' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.29>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%jb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln121, %BurstBB1 ]" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 117 'phi' 'jb_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln125 = shl i32 %jb_0_i_i, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 118 'shl' 'shl_ln125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.66ns)   --->   "%add_ln125_1 = add nsw i32 %mul_ln125, %shl_ln125" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 119 'add' 'add_ln125_1' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_1, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 120 'bitselect' 'tmp_2' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.66ns)   --->   "%sub_ln125 = sub i32 0, %add_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 121 'sub' 'sub_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 122 'partselect' 'tmp_4_i' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i27 %tmp_4_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 123 'zext' 'zext_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.63ns)   --->   "%sub_ln125_1 = sub i28 0, %zext_ln125" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 124 'sub' 'sub_ln125_1' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_5_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_1, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 125 'partselect' 'tmp_5_i' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i27 %tmp_5_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 126 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.32ns)   --->   "%select_ln125 = select i1 %tmp_2, i28 %sub_ln125_1, i28 %zext_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 127 'select' 'select_ln125' <Predicate = (!icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %.exit, label %hls_label_5_begin" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.22ns)   --->   "%select_ln120_1 = select i1 %icmp_ln121, i32 0, i32 %jb_0_i_i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 129 'select' 'select_ln120_1' <Predicate = (!icmp_ln120)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln120_3 = select i1 %icmp_ln121, i32 0, i32 %shl_ln125" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 130 'select' 'select_ln120_3' <Predicate = (!icmp_ln120 & !and_ln120_1 & and_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sub_ln125_2)   --->   "%shl_ln125_1 = shl i32 %mul_ln125_1, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 131 'shl' 'shl_ln125_1' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.66ns) (out node of the LUT)   --->   "%sub_ln125_2 = sub i32 0, %shl_ln125_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 132 'sub' 'sub_ln125_2' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_7_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 133 'partselect' 'tmp_7_i' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.66ns)   --->   "%add_ln121 = add nsw i32 1, %select_ln120_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 134 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln125_2 = shl i32 %add_ln121, 8" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 135 'shl' 'shl_ln125_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_2 = select i1 %and_ln120_1, i32 %shl_ln125_2, i32 %select_ln120_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 136 'select' 'select_ln125_2' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.66ns)   --->   "%add_ln125_2 = add nsw i32 %mul_ln125_2, %shl_ln125_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 137 'add' 'add_ln125_2' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.22ns)   --->   "%select_ln121 = select i1 %and_ln120_1, i32 %add_ln121, i32 %select_ln120_1" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:121->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 138 'select' 'select_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln125_4 = add nsw i32 %mul_ln125_3, %select_ln125_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 139 'add' 'add_ln125_4' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.41>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_5)   --->   "%trunc_ln125 = trunc i32 %mul_ln125_1 to i24" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 140 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_5)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln125_1, i32 23)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 141 'bitselect' 'tmp_3' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i27 %tmp_7_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 142 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.63ns)   --->   "%sub_ln125_3 = sub i28 0, %zext_ln125_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 143 'sub' 'sub_ln125_3' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_5)   --->   "%lshr_ln125_2_mid_i = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln125, i3 0)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 144 'bitconcatenate' 'lshr_ln125_2_mid_i' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_5)   --->   "%zext_ln125_3 = zext i27 %lshr_ln125_2_mid_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 145 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_6)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_2, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 146 'bitselect' 'tmp_4' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.66ns)   --->   "%sub_ln125_4 = sub i32 0, %add_ln125_2" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 147 'sub' 'sub_ln125_4' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_9_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 148 'partselect' 'tmp_9_i' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i27 %tmp_9_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 149 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.63ns)   --->   "%sub_ln125_5 = sub i28 0, %zext_ln125_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 150 'sub' 'sub_ln125_5' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_6)   --->   "%tmp_10_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_2, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 151 'partselect' 'tmp_10_i' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_6)   --->   "%zext_ln125_5 = zext i27 %tmp_10_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 152 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_4, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 153 'bitselect' 'tmp_5' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.66ns)   --->   "%sub_ln125_6 = sub i32 0, %add_ln125_4" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 154 'sub' 'sub_ln125_6' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_11_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_6, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 155 'partselect' 'tmp_11_i' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i27 %tmp_11_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 156 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.63ns)   --->   "%sub_ln125_7 = sub i28 0, %zext_ln125_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 157 'sub' 'sub_ln125_7' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%tmp_12_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_4, i32 5, i32 31)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 158 'partselect' 'tmp_12_i' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%zext_ln125_7 = zext i27 %tmp_12_i to i28" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 159 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%select_ln125_3 = select i1 %tmp_5, i28 %sub_ln125_7, i28 %zext_ln125_7" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 160 'select' 'select_ln125_3' <Predicate = (!icmp_ln120 & and_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln125_6)   --->   "%select_ln125_4 = select i1 %tmp_4, i28 %sub_ln125_5, i28 %zext_ln125_5" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 161 'select' 'select_ln125_4' <Predicate = (!icmp_ln120 & and_ln120_1 & !and_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_5)   --->   "%select_ln125_5 = select i1 %tmp_3, i28 %sub_ln125_3, i28 %zext_ln125_3" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 162 'select' 'select_ln125_5' <Predicate = (!icmp_ln120 & icmp_ln121 & !and_ln120_1 & !and_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln120_5 = select i1 %icmp_ln121, i28 %select_ln125_5, i28 %select_ln125" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:120->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 163 'select' 'select_ln120_5' <Predicate = (!icmp_ln120 & !and_ln120_1 & !and_ln125)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln125_6 = select i1 %and_ln120_1, i28 %select_ln125_4, i28 %select_ln120_5" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 164 'select' 'select_ln125_6' <Predicate = (!icmp_ln120 & !and_ln125)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%select_ln122 = select i1 %and_ln125, i28 %select_ln125_3, i28 %select_ln125_6" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 165 'select' 'select_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln180)   --->   "%sext_ln122 = sext i28 %select_ln122 to i60" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:122->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 166 'sext' 'sext_ln122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln180 = add i60 %zext_ln119_cast_i, %sext_ln122" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 167 'add' 'add_ln180' <Predicate = (!icmp_ln120)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 168 [1/1] (1.21ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %ABStream_V_V)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 168 'read' 'tmp_V' <Predicate = (!icmp_ln120)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i60 %add_ln180 to i64" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 169 'sext' 'sext_ln180' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%AB_V_addr = getelementptr i512* %AB_V, i64 %sext_ln180" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 170 'getelementptr' 'AB_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (2.43ns)   --->   "%AB_V_addr_1_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %AB_V_addr, i32 8)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 171 'writereq' 'AB_V_addr_1_i_wr_req' <Predicate = (empty_14)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "br label %hls_label_5_end"   --->   Operation 172 'br' <Predicate = (empty_14)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:123->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 173 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:124->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 174 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %AB_V_addr, i512 %tmp_V, i64 -1)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 175 'write' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_i_i)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:126->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 176 'specregionend' 'empty_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 177 [5/5] (2.43ns)   --->   "%AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 177 'writeresp' 'AB_V_addr_1_i_wr_resp' <Predicate = (empty_17)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 178 [4/5] (2.43ns)   --->   "%AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 178 'writeresp' 'AB_V_addr_1_i_wr_resp' <Predicate = (empty_17)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 179 [3/5] (2.43ns)   --->   "%AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 179 'writeresp' 'AB_V_addr_1_i_wr_resp' <Predicate = (empty_17)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 180 [2/5] (2.43ns)   --->   "%AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 180 'writeresp' 'AB_V_addr_1_i_wr_resp' <Predicate = (empty_17)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 181 [1/5] (2.43ns)   --->   "%AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:125->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 181 'writeresp' 'AB_V_addr_1_i_wr_resp' <Predicate = (empty_17)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "br label %BurstBB1"   --->   Operation 182 'br' <Predicate = (empty_17)> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:123->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133->/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 183 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "ret void" [/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp:133]   --->   Operation 184 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ABStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AB_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ AB_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
AB_V_offset_read      (read           ) [ 00000000000000000000000]
tmp                   (partselect     ) [ 00111110000000000000000]
N_read                (read           ) [ 00111111111111111111110]
tmp_1                 (bitselect      ) [ 00100000000000000000000]
tmp_1_i               (partselect     ) [ 00100000000000000000000]
sub_ln120             (sub            ) [ 00000000000000000000000]
tmp_i                 (partselect     ) [ 00000000000000000000000]
zext_ln120            (zext           ) [ 00000000000000000000000]
sub_ln120_1           (sub            ) [ 00000000000000000000000]
zext_ln120_1          (zext           ) [ 00000000000000000000000]
select_ln120          (select         ) [ 00010000000000000000000]
tmp_2_i               (bitconcatenate ) [ 00000000000000000000000]
empty                 (sext           ) [ 00001110000000000000000]
cast47_cast_i         (zext           ) [ 00001110000000000000000]
cast48_cast_i         (zext           ) [ 00001110000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
zext_ln119_cast_i     (zext           ) [ 00000001111111111111110]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000]
bound5_i              (zext           ) [ 00000001111111111111110]
bound49_i             (mul            ) [ 00000001111111111111110]
br_ln120              (br             ) [ 00000011111111111111110]
indvar_flatten98_i    (phi            ) [ 00000001000000000000000]
indvar_flatten44_i    (phi            ) [ 00000001000000000000000]
icmp_ln120            (icmp           ) [ 00000001111111111111110]
add_ln120             (add            ) [ 00000011111111111111110]
icmp_ln121            (icmp           ) [ 00000001111111100000000]
empty_13              (trunc          ) [ 00000000000000000000000]
tmp_6                 (bitconcatenate ) [ 00000000000000000000000]
empty_14              (icmp           ) [ 00000001111111110000000]
br_ln120              (br             ) [ 00000000000000000000000]
add_ln121_1           (add            ) [ 00000000000000000000000]
select_ln121_1        (select         ) [ 00000011111111111111110]
ib_0_i_i              (phi            ) [ 00000001100000000000000]
indvar_flatten_i      (phi            ) [ 00000001100000000000000]
i_0_i_i               (phi            ) [ 00000001100000000000000]
jj_0_i_i              (phi            ) [ 00000001100000000000000]
shl_ln_i              (bitconcatenate ) [ 00000000000000000000000]
zext_ln122            (zext           ) [ 00000000000000000000000]
add_ln125             (add            ) [ 00000001011110000000000]
add_ln120_1           (add            ) [ 00000001010000000000000]
shl_ln125_mid1_i      (bitconcatenate ) [ 00000000000000000000000]
select_ln120_2        (select         ) [ 00000001011110000000000]
xor_ln120             (xor            ) [ 00000000000000000000000]
icmp_ln123            (icmp           ) [ 00000000000000000000000]
and_ln120             (and            ) [ 00000000000000000000000]
icmp_ln122            (icmp           ) [ 00000000000000000000000]
and_ln120_1           (and            ) [ 00000001011111100000000]
select_ln120_4        (select         ) [ 00000011111111111111110]
or_ln125              (or             ) [ 00000000000000000000000]
select_ln125_1        (select         ) [ 00000000000000000000000]
xor_ln125             (xor            ) [ 00000000000000000000000]
or_ln125_1            (or             ) [ 00000000000000000000000]
and_ln125             (and            ) [ 00000001011111100000000]
add_ln122             (add            ) [ 00000000000000000000000]
or_ln122              (or             ) [ 00000000000000000000000]
or_ln122_1            (or             ) [ 00000000000000000000000]
zext_ln122_1          (zext           ) [ 00000000000000000000000]
add_ln125_3           (add            ) [ 00000001011110000000000]
select_ln122_1        (select         ) [ 00000011111111111111110]
add_ln123             (add            ) [ 00000000000000000000000]
jj                    (select         ) [ 00000011111111111111110]
add_ln122_1           (add            ) [ 00000000000000000000000]
select_ln122_2        (select         ) [ 00000011111111111111110]
empty_16              (trunc          ) [ 00000000000000000000000]
tmp_7                 (bitconcatenate ) [ 00000000000000000000000]
empty_17              (icmp           ) [ 00000001011111111111110]
br_ln120              (br             ) [ 00000000000000000000000]
zext_ln120_2          (zext           ) [ 00000001001110000000000]
mul_ln125             (mul            ) [ 00000001000001000000000]
mul_ln125_1           (mul            ) [ 00000001000001100000000]
mul_ln125_2           (mul            ) [ 00000001000001000000000]
mul_ln125_3           (mul            ) [ 00000001000001000000000]
jb_0_i_i              (phi            ) [ 00000001111111000000000]
shl_ln125             (shl            ) [ 00000000000000000000000]
add_ln125_1           (add            ) [ 00000000000000000000000]
tmp_2                 (bitselect      ) [ 00000000000000000000000]
sub_ln125             (sub            ) [ 00000000000000000000000]
tmp_4_i               (partselect     ) [ 00000000000000000000000]
zext_ln125            (zext           ) [ 00000000000000000000000]
sub_ln125_1           (sub            ) [ 00000000000000000000000]
tmp_5_i               (partselect     ) [ 00000000000000000000000]
zext_ln125_1          (zext           ) [ 00000000000000000000000]
select_ln125          (select         ) [ 00000001000000100000000]
br_ln120              (br             ) [ 00000000000000000000000]
select_ln120_1        (select         ) [ 00000000000000000000000]
select_ln120_3        (select         ) [ 00000000000000000000000]
shl_ln125_1           (shl            ) [ 00000000000000000000000]
sub_ln125_2           (sub            ) [ 00000000000000000000000]
tmp_7_i               (partselect     ) [ 00000001000000100000000]
add_ln121             (add            ) [ 00000000000000000000000]
shl_ln125_2           (shl            ) [ 00000000000000000000000]
select_ln125_2        (select         ) [ 00000000000000000000000]
add_ln125_2           (add            ) [ 00000001000000100000000]
select_ln121          (select         ) [ 00000011111111111111110]
add_ln125_4           (add            ) [ 00000001000000100000000]
trunc_ln125           (trunc          ) [ 00000000000000000000000]
tmp_3                 (bitselect      ) [ 00000000000000000000000]
zext_ln125_2          (zext           ) [ 00000000000000000000000]
sub_ln125_3           (sub            ) [ 00000000000000000000000]
lshr_ln125_2_mid_i    (bitconcatenate ) [ 00000000000000000000000]
zext_ln125_3          (zext           ) [ 00000000000000000000000]
tmp_4                 (bitselect      ) [ 00000000000000000000000]
sub_ln125_4           (sub            ) [ 00000000000000000000000]
tmp_9_i               (partselect     ) [ 00000000000000000000000]
zext_ln125_4          (zext           ) [ 00000000000000000000000]
sub_ln125_5           (sub            ) [ 00000000000000000000000]
tmp_10_i              (partselect     ) [ 00000000000000000000000]
zext_ln125_5          (zext           ) [ 00000000000000000000000]
tmp_5                 (bitselect      ) [ 00000000000000000000000]
sub_ln125_6           (sub            ) [ 00000000000000000000000]
tmp_11_i              (partselect     ) [ 00000000000000000000000]
zext_ln125_6          (zext           ) [ 00000000000000000000000]
sub_ln125_7           (sub            ) [ 00000000000000000000000]
tmp_12_i              (partselect     ) [ 00000000000000000000000]
zext_ln125_7          (zext           ) [ 00000000000000000000000]
select_ln125_3        (select         ) [ 00000000000000000000000]
select_ln125_4        (select         ) [ 00000000000000000000000]
select_ln125_5        (select         ) [ 00000000000000000000000]
select_ln120_5        (select         ) [ 00000000000000000000000]
select_ln125_6        (select         ) [ 00000000000000000000000]
select_ln122          (select         ) [ 00000000000000000000000]
sext_ln122            (sext           ) [ 00000000000000000000000]
add_ln180             (add            ) [ 00000001000000010000000]
tmp_V                 (read           ) [ 00000001000000001000000]
sext_ln180            (sext           ) [ 00000000000000000000000]
AB_V_addr             (getelementptr  ) [ 00000001000000001111110]
AB_V_addr_1_i_wr_req  (writereq       ) [ 00000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000]
tmp_i_i               (specregionbegin) [ 00000000000000000000000]
specpipeline_ln124    (specpipeline   ) [ 00000000000000000000000]
write_ln125           (write          ) [ 00000000000000000000000]
empty_15              (specregionend  ) [ 00000000000000000000000]
AB_V_addr_1_i_wr_resp (writeresp      ) [ 00000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000]
br_ln123              (br             ) [ 00000011111111111111110]
ret_ln133             (ret            ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ABStream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i25.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str184"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i68.i65.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="AB_V_offset_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AB_V_offset_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="N_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_V_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="512" slack="0"/>
<pin id="168" dir="0" index="1" bw="512" slack="0"/>
<pin id="169" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="512" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="AB_V_addr_1_i_wr_req/15 AB_V_addr_1_i_wr_resp/17 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln125_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="1"/>
<pin id="182" dir="0" index="2" bw="512" slack="1"/>
<pin id="183" dir="0" index="3" bw="1" slack="0"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/16 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten98_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="68" slack="1"/>
<pin id="190" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten98_i (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten98_i_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="68" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten98_i/7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten44_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="44" slack="1"/>
<pin id="201" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44_i (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten44_i_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="44" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44_i/7 "/>
</bind>
</comp>

<comp id="210" class="1005" name="ib_0_i_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="2"/>
<pin id="212" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="ib_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="ib_0_i_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="24" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ib_0_i_i/8 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="2"/>
<pin id="223" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="2"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="13" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten_i/8 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_i_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="2"/>
<pin id="234" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_i_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="9" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="jj_0_i_i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="2"/>
<pin id="245" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="jj_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="jj_0_i_i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="2"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0_i_i/8 "/>
</bind>
</comp>

<comp id="254" class="1005" name="jb_0_i_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="7"/>
<pin id="256" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="jb_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="jb_0_i_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="7"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jb_0_i_i/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="58" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="58" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_1_i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sub_ln120_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln120_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln120_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="24" slack="0"/>
<pin id="315" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln120_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="1"/>
<pin id="320" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln120_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="25" slack="0"/>
<pin id="324" dir="0" index="2" bw="25" slack="0"/>
<pin id="325" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_2_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="36" slack="0"/>
<pin id="330" dir="0" index="1" bw="25" slack="1"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="36" slack="0"/>
<pin id="337" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="cast47_cast_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="25" slack="1"/>
<pin id="341" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast47_cast_i/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="cast48_cast_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="36" slack="0"/>
<pin id="344" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast48_cast_i/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="0" index="1" bw="43" slack="0"/>
<pin id="349" dir="1" index="2" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound49_i/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln119_cast_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="58" slack="5"/>
<pin id="354" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_cast_i/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bound5_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="36" slack="3"/>
<pin id="357" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound5_i/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln120_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="68" slack="0"/>
<pin id="360" dir="0" index="1" bw="68" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln120_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="68" slack="0"/>
<pin id="366" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln121_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="44" slack="0"/>
<pin id="371" dir="0" index="1" bw="44" slack="1"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="empty_13_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="68" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="68" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="68" slack="0"/>
<pin id="388" dir="0" index="1" bw="68" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_14/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln121_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="44" slack="0"/>
<pin id="395" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln121_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="44" slack="0"/>
<pin id="401" dir="0" index="2" bw="44" slack="0"/>
<pin id="402" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121_1/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="shl_ln_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="24" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln122_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln125_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln120_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="24" slack="0"/>
<pin id="427" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln125_mid1_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="24" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_mid1_i/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln120_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_2/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln120_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln123_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln120_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln122_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="13" slack="0"/>
<pin id="464" dir="0" index="1" bw="13" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln120_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120_1/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln120_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="24" slack="0"/>
<pin id="477" dir="0" index="2" bw="24" slack="0"/>
<pin id="478" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_4/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="or_ln125_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln125_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="0" index="2" bw="9" slack="0"/>
<pin id="490" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_1/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln125_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln125/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln125_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln125_1/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln125_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln125/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln122_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln122_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln122_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="1"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_1/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln122_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln125_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_3/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln122_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="9" slack="0"/>
<pin id="541" dir="0" index="2" bw="9" slack="0"/>
<pin id="542" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_1/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln123_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="jj_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="jj/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln122_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="13" slack="0"/>
<pin id="563" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln122_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="13" slack="0"/>
<pin id="569" dir="0" index="2" bw="13" slack="0"/>
<pin id="570" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="empty_16_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="68" slack="1"/>
<pin id="576" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="68" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="3" slack="0"/>
<pin id="581" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="empty_17_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="68" slack="0"/>
<pin id="587" dir="0" index="1" bw="68" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_17/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="8"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln125/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln120_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_2/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="8"/>
<pin id="600" dir="0" index="1" bw="24" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln125_1/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="32" slack="8"/>
<pin id="606" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln125_2/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="8"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln125_3/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="shl_ln125_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln125/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln125_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sub_ln125_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_4_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="27" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="4" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln125_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="27" slack="0"/>
<pin id="648" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sub_ln125_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="27" slack="0"/>
<pin id="653" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_1/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_5_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="27" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="4" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln125_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="27" slack="0"/>
<pin id="668" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln125_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="28" slack="0"/>
<pin id="673" dir="0" index="2" bw="28" slack="0"/>
<pin id="674" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln120_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="6"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln120_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="6"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_3/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln125_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="5" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln125_1/13 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln125_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_2/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_7_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="27" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln121_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="shl_ln125_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln125_2/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln125_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="5"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_2/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln125_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln121_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="5"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln125_4_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_4/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln125_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="2"/>
<pin id="751" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="2"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln125_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="27" slack="1"/>
<pin id="761" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sub_ln125_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="27" slack="0"/>
<pin id="765" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_3/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="lshr_ln125_2_mid_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="27" slack="0"/>
<pin id="770" dir="0" index="1" bw="24" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln125_2_mid_i/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln125_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="27" slack="0"/>
<pin id="778" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="6" slack="0"/>
<pin id="784" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sub_ln125_4_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="1"/>
<pin id="790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_4/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_9_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="27" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="4" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln125_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="27" slack="0"/>
<pin id="804" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_4/14 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sub_ln125_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="27" slack="0"/>
<pin id="809" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_5/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_10_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="27" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="1"/>
<pin id="815" dir="0" index="2" bw="4" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/14 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln125_5_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="27" slack="0"/>
<pin id="823" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_5/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="1"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_ln125_6_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="1"/>
<pin id="835" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_6/14 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_11_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="27" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="4" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln125_6_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="27" slack="0"/>
<pin id="849" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_6/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sub_ln125_7_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="27" slack="0"/>
<pin id="854" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125_7/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_12_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="27" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="1"/>
<pin id="860" dir="0" index="2" bw="4" slack="0"/>
<pin id="861" dir="0" index="3" bw="6" slack="0"/>
<pin id="862" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln125_7_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="27" slack="0"/>
<pin id="868" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_7/14 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln125_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="28" slack="0"/>
<pin id="873" dir="0" index="2" bw="28" slack="0"/>
<pin id="874" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_3/14 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln125_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="28" slack="0"/>
<pin id="881" dir="0" index="2" bw="28" slack="0"/>
<pin id="882" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_4/14 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln125_5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="28" slack="0"/>
<pin id="889" dir="0" index="2" bw="28" slack="0"/>
<pin id="890" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_5/14 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln120_5_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="7"/>
<pin id="896" dir="0" index="1" bw="28" slack="0"/>
<pin id="897" dir="0" index="2" bw="28" slack="1"/>
<pin id="898" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_5/14 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln125_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="6"/>
<pin id="902" dir="0" index="1" bw="28" slack="0"/>
<pin id="903" dir="0" index="2" bw="28" slack="0"/>
<pin id="904" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln125_6/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln122_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="6"/>
<pin id="909" dir="0" index="1" bw="28" slack="0"/>
<pin id="910" dir="0" index="2" bw="28" slack="0"/>
<pin id="911" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/14 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sext_ln122_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="28" slack="0"/>
<pin id="916" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/14 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln180_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="58" slack="8"/>
<pin id="920" dir="0" index="1" bw="28" slack="0"/>
<pin id="921" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln180_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="60" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/15 "/>
</bind>
</comp>

<comp id="926" class="1004" name="AB_V_addr_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="0" index="1" bw="64" slack="0"/>
<pin id="929" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_V_addr/15 "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="58" slack="5"/>
<pin id="935" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="938" class="1005" name="N_read_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_1_i_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="24" slack="1"/>
<pin id="954" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="957" class="1005" name="select_ln120_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="25" slack="1"/>
<pin id="959" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="select_ln120 "/>
</bind>
</comp>

<comp id="963" class="1005" name="empty_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="43" slack="3"/>
<pin id="965" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="968" class="1005" name="cast47_cast_i_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="68" slack="1"/>
<pin id="970" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="cast47_cast_i "/>
</bind>
</comp>

<comp id="973" class="1005" name="cast48_cast_i_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="68" slack="1"/>
<pin id="975" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="cast48_cast_i "/>
</bind>
</comp>

<comp id="978" class="1005" name="zext_ln119_cast_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="60" slack="8"/>
<pin id="980" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln119_cast_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="bound5_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="44" slack="1"/>
<pin id="985" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="bound5_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="bound49_i_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="68" slack="1"/>
<pin id="990" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="bound49_i "/>
</bind>
</comp>

<comp id="993" class="1005" name="icmp_ln120_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln120_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="68" slack="0"/>
<pin id="999" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="icmp_ln121_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="empty_14_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="8"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="select_ln121_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="44" slack="0"/>
<pin id="1022" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opset="select_ln121_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln125_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="add_ln120_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="24" slack="1"/>
<pin id="1032" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln120_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln120_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln120_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="and_ln120_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln120_1 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="select_ln120_4_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="24" slack="0"/>
<pin id="1049" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="select_ln120_4 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="and_ln125_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln125 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln125_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="select_ln122_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="9" slack="0"/>
<pin id="1064" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_1 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="jj_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="4" slack="0"/>
<pin id="1069" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="1072" class="1005" name="select_ln122_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="13" slack="0"/>
<pin id="1074" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln122_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="empty_17_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="9"/>
<pin id="1079" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="zext_ln120_2_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln120_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="mul_ln125_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln125 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="mul_ln125_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln125_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="mul_ln125_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="1"/>
<pin id="1100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln125_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="mul_ln125_3_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln125_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="select_ln125_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="28" slack="1"/>
<pin id="1110" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="select_ln125 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_7_i_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="27" slack="1"/>
<pin id="1115" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1118" class="1005" name="add_ln125_2_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125_2 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="select_ln121_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln121 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln125_4_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln125_4 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="add_ln180_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="60" slack="1"/>
<pin id="1139" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_V_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="512" slack="1"/>
<pin id="1144" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1147" class="1005" name="AB_V_addr_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="512" slack="1"/>
<pin id="1149" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="AB_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="136" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="138" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="146" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="148" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="187"><net_src comp="152" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="100" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="102" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="154" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="160" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="160" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="326"><net_src comp="312" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="362"><net_src comp="192" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="192" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="203" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="192" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="90" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="92" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="94" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="203" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="369" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="104" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="214" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="106" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="236" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="406" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="108" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="214" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="104" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="430" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="406" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="110" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="247" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="112" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="225" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="114" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="445" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="424" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="214" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="100" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="236" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="462" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="456" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="116" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="486" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="505" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="468" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="511" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="438" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="505" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="511" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="486" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="118" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="247" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="523" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="118" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="120" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="225" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="481" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="560" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="582"><net_src comp="90" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="92" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="615"><net_src comp="258" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="24" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="18" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="20" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="26" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="617" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="122" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="124" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="20" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="649"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="126" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="122" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="617" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="124" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="20" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="622" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="650" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="683"><net_src comp="26" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="258" pin="4"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="26" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="611" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="24" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="26" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="124" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="20" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="717"><net_src comp="128" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="678" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="24" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="685" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="719" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="713" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="678" pin="3"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="725" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="757"><net_src comp="18" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="130" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="766"><net_src comp="126" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="132" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="749" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="134" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="18" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="20" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="26" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="798"><net_src comp="122" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="787" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="124" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="20" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="805"><net_src comp="792" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="126" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="122" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="124" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="820"><net_src comp="20" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="824"><net_src comp="812" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="18" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="20" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="26" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="843"><net_src comp="122" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="832" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="124" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="20" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="837" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="126" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="847" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="863"><net_src comp="122" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="124" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="865"><net_src comp="20" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="869"><net_src comp="857" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="825" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="851" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="866" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="883"><net_src comp="780" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="806" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="821" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="891"><net_src comp="752" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="762" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="776" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="886" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="878" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="906"><net_src comp="894" pin="3"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="870" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="913"><net_src comp="900" pin="3"/><net_sink comp="907" pin=2"/></net>

<net id="917"><net_src comp="907" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="930"><net_src comp="2" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="926" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="936"><net_src comp="265" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="941"><net_src comp="160" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="950"><net_src comp="275" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="955"><net_src comp="283" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="960"><net_src comp="321" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="966"><net_src comp="335" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="971"><net_src comp="339" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="976"><net_src comp="342" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="981"><net_src comp="352" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="986"><net_src comp="355" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="991"><net_src comp="346" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="996"><net_src comp="358" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="363" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1006"><net_src comp="369" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1010"><net_src comp="1003" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1012"><net_src comp="1003" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1014"><net_src comp="1003" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1015"><net_src comp="1003" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1019"><net_src comp="386" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="398" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1028"><net_src comp="418" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1033"><net_src comp="424" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1038"><net_src comp="438" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1043"><net_src comp="468" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1050"><net_src comp="474" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1055"><net_src comp="505" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1060"><net_src comp="532" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1065"><net_src comp="538" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1070"><net_src comp="552" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1075"><net_src comp="566" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1080"><net_src comp="585" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="595" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1089"><net_src comp="591" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1094"><net_src comp="598" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1101"><net_src comp="603" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1106"><net_src comp="607" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1111"><net_src comp="670" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="1116"><net_src comp="703" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1121"><net_src comp="732" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1128"><net_src comp="737" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1133"><net_src comp="744" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1140"><net_src comp="918" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1145"><net_src comp="166" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1150"><net_src comp="926" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB_V | {15 16 17 18 19 20 21 }
 - Input state : 
	Port: writeAB : ABStream_V_V | {15 }
	Port: writeAB : AB_V | {}
	Port: writeAB : AB_V_offset | {1 }
	Port: writeAB : N | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		zext_ln120 : 2
		sub_ln120_1 : 3
		select_ln120 : 4
	State 3
		empty : 1
		cast48_cast_i : 2
		bound49_i : 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln120 : 1
		add_ln120 : 1
		icmp_ln121 : 1
		empty_13 : 1
		tmp_6 : 2
		empty_14 : 3
		br_ln120 : 4
		add_ln121_1 : 1
		select_ln121_1 : 2
	State 8
		shl_ln_i : 1
		zext_ln122 : 1
		add_ln125 : 2
		add_ln120_1 : 1
		shl_ln125_mid1_i : 2
		select_ln120_2 : 3
		icmp_ln123 : 1
		and_ln120 : 2
		icmp_ln122 : 1
		and_ln120_1 : 2
		select_ln120_4 : 2
		or_ln125 : 2
		select_ln125_1 : 2
		xor_ln125 : 2
		or_ln125_1 : 2
		and_ln125 : 2
		add_ln122 : 3
		or_ln122 : 2
		or_ln122_1 : 2
		zext_ln122_1 : 4
		add_ln125_3 : 5
		select_ln122_1 : 4
		add_ln123 : 1
		jj : 2
		add_ln122_1 : 1
		select_ln122_2 : 2
		tmp_7 : 1
		empty_17 : 2
		br_ln120 : 3
	State 9
		mul_ln125_1 : 1
	State 10
	State 11
	State 12
	State 13
		shl_ln125 : 1
		add_ln125_1 : 1
		tmp_2 : 2
		sub_ln125 : 2
		tmp_4_i : 3
		zext_ln125 : 4
		sub_ln125_1 : 5
		tmp_5_i : 2
		zext_ln125_1 : 3
		select_ln125 : 6
		select_ln120_1 : 1
		select_ln120_3 : 1
		tmp_7_i : 1
		add_ln121 : 2
		shl_ln125_2 : 3
		select_ln125_2 : 3
		add_ln125_2 : 3
		select_ln121 : 3
		add_ln125_4 : 4
	State 14
		sub_ln125_3 : 1
		lshr_ln125_2_mid_i : 1
		zext_ln125_3 : 2
		tmp_9_i : 1
		zext_ln125_4 : 2
		sub_ln125_5 : 3
		zext_ln125_5 : 1
		tmp_11_i : 1
		zext_ln125_6 : 2
		sub_ln125_7 : 3
		zext_ln125_7 : 1
		select_ln125_3 : 4
		select_ln125_4 : 4
		select_ln125_5 : 3
		select_ln120_5 : 4
		select_ln125_6 : 5
		select_ln122 : 6
		sext_ln122 : 7
		add_ln180 : 8
	State 15
		AB_V_addr : 1
		AB_V_addr_1_i_wr_req : 2
	State 16
		empty_15 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_346          |    5    |   297   |    89   |
|          |          grp_fu_591          |    4    |   231   |    49   |
|    mul   |          grp_fu_598          |    4    |   231   |    49   |
|          |          grp_fu_603          |    4    |   231   |    49   |
|          |          grp_fu_607          |    4    |   231   |    49   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln120_fu_321     |    0    |    0    |    25   |
|          |     select_ln121_1_fu_398    |    0    |    0    |    44   |
|          |     select_ln120_2_fu_438    |    0    |    0    |    32   |
|          |     select_ln120_4_fu_474    |    0    |    0    |    24   |
|          |     select_ln125_1_fu_486    |    0    |    0    |    9    |
|          |     select_ln122_1_fu_538    |    0    |    0    |    9    |
|          |           jj_fu_552          |    0    |    0    |    4    |
|          |     select_ln122_2_fu_566    |    0    |    0    |    13   |
|          |      select_ln125_fu_670     |    0    |    0    |    28   |
|  select  |     select_ln120_1_fu_678    |    0    |    0    |    32   |
|          |     select_ln120_3_fu_685    |    0    |    0    |    32   |
|          |     select_ln125_2_fu_725    |    0    |    0    |    32   |
|          |      select_ln121_fu_737     |    0    |    0    |    32   |
|          |     select_ln125_3_fu_870    |    0    |    0    |    28   |
|          |     select_ln125_4_fu_878    |    0    |    0    |    28   |
|          |     select_ln125_5_fu_886    |    0    |    0    |    28   |
|          |     select_ln120_5_fu_894    |    0    |    0    |    28   |
|          |     select_ln125_6_fu_900    |    0    |    0    |    28   |
|          |      select_ln122_fu_907     |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln120_fu_363       |    0    |    0    |    68   |
|          |      add_ln121_1_fu_392      |    0    |    0    |    44   |
|          |       add_ln125_fu_418       |    0    |    0    |    32   |
|          |      add_ln120_1_fu_424      |    0    |    0    |    24   |
|          |       add_ln122_fu_511       |    0    |    0    |    9    |
|          |      add_ln125_3_fu_532      |    0    |    0    |    32   |
|    add   |       add_ln123_fu_546       |    0    |    0    |    6    |
|          |      add_ln122_1_fu_560      |    0    |    0    |    13   |
|          |      add_ln125_1_fu_617      |    0    |    0    |    32   |
|          |       add_ln121_fu_713       |    0    |    0    |    32   |
|          |      add_ln125_2_fu_732      |    0    |    0    |    32   |
|          |      add_ln125_4_fu_744      |    0    |    0    |    32   |
|          |       add_ln180_fu_918       |    0    |    0    |    58   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln120_fu_293       |    0    |    0    |    32   |
|          |      sub_ln120_1_fu_312      |    0    |    0    |    24   |
|          |       sub_ln125_fu_630       |    0    |    0    |    32   |
|          |      sub_ln125_1_fu_650      |    0    |    0    |    27   |
|    sub   |      sub_ln125_2_fu_697      |    0    |    0    |    32   |
|          |      sub_ln125_3_fu_762      |    0    |    0    |    27   |
|          |      sub_ln125_4_fu_787      |    0    |    0    |    32   |
|          |      sub_ln125_5_fu_806      |    0    |    0    |    27   |
|          |      sub_ln125_6_fu_832      |    0    |    0    |    32   |
|          |      sub_ln125_7_fu_851      |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln120_fu_358      |    0    |    0    |    50   |
|          |       icmp_ln121_fu_369      |    0    |    0    |    24   |
|   icmp   |        empty_14_fu_386       |    0    |    0    |    50   |
|          |       icmp_ln123_fu_450      |    0    |    0    |    9    |
|          |       icmp_ln122_fu_462      |    0    |    0    |    13   |
|          |        empty_17_fu_585       |    0    |    0    |    50   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln125_fu_481       |    0    |    0    |    2    |
|    or    |       or_ln125_1_fu_500      |    0    |    0    |    2    |
|          |        or_ln122_fu_517       |    0    |    0    |    2    |
|          |       or_ln122_1_fu_523      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       and_ln120_fu_456       |    0    |    0    |    2    |
|    and   |      and_ln120_1_fu_468      |    0    |    0    |    2    |
|          |       and_ln125_fu_505       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln120_fu_445       |    0    |    0    |    2    |
|          |       xor_ln125_fu_494       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          | AB_V_offset_read_read_fu_154 |    0    |    0    |    0    |
|   read   |      N_read_read_fu_160      |    0    |    0    |    0    |
|          |       tmp_V_read_fu_166      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_172     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln125_write_fu_179   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_265          |    0    |    0    |    0    |
|          |        tmp_1_i_fu_283        |    0    |    0    |    0    |
|          |         tmp_i_fu_298         |    0    |    0    |    0    |
|          |        tmp_4_i_fu_636        |    0    |    0    |    0    |
|partselect|        tmp_5_i_fu_656        |    0    |    0    |    0    |
|          |        tmp_7_i_fu_703        |    0    |    0    |    0    |
|          |        tmp_9_i_fu_792        |    0    |    0    |    0    |
|          |        tmp_10_i_fu_812       |    0    |    0    |    0    |
|          |        tmp_11_i_fu_837       |    0    |    0    |    0    |
|          |        tmp_12_i_fu_857       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_275         |    0    |    0    |    0    |
|          |         tmp_2_fu_622         |    0    |    0    |    0    |
| bitselect|         tmp_3_fu_752         |    0    |    0    |    0    |
|          |         tmp_4_fu_780         |    0    |    0    |    0    |
|          |         tmp_5_fu_825         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln120_fu_308      |    0    |    0    |    0    |
|          |      zext_ln120_1_fu_318     |    0    |    0    |    0    |
|          |     cast47_cast_i_fu_339     |    0    |    0    |    0    |
|          |     cast48_cast_i_fu_342     |    0    |    0    |    0    |
|          |   zext_ln119_cast_i_fu_352   |    0    |    0    |    0    |
|          |        bound5_i_fu_355       |    0    |    0    |    0    |
|          |       zext_ln122_fu_414      |    0    |    0    |    0    |
|          |      zext_ln122_1_fu_528     |    0    |    0    |    0    |
|   zext   |      zext_ln120_2_fu_595     |    0    |    0    |    0    |
|          |       zext_ln125_fu_646      |    0    |    0    |    0    |
|          |      zext_ln125_1_fu_666     |    0    |    0    |    0    |
|          |      zext_ln125_2_fu_759     |    0    |    0    |    0    |
|          |      zext_ln125_3_fu_776     |    0    |    0    |    0    |
|          |      zext_ln125_4_fu_802     |    0    |    0    |    0    |
|          |      zext_ln125_5_fu_821     |    0    |    0    |    0    |
|          |      zext_ln125_6_fu_847     |    0    |    0    |    0    |
|          |      zext_ln125_7_fu_866     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_2_i_fu_328        |    0    |    0    |    0    |
|          |         tmp_6_fu_378         |    0    |    0    |    0    |
|bitconcatenate|        shl_ln_i_fu_406       |    0    |    0    |    0    |
|          |    shl_ln125_mid1_i_fu_430   |    0    |    0    |    0    |
|          |         tmp_7_fu_577         |    0    |    0    |    0    |
|          |   lshr_ln125_2_mid_i_fu_768  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_335         |    0    |    0    |    0    |
|   sext   |       sext_ln122_fu_914      |    0    |    0    |    0    |
|          |       sext_ln180_fu_923      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        empty_13_fu_374       |    0    |    0    |    0    |
|   trunc  |        empty_16_fu_574       |    0    |    0    |    0    |
|          |      trunc_ln125_fu_749      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       shl_ln125_fu_611       |    0    |    0    |    0    |
|    shl   |      shl_ln125_1_fu_692      |    0    |    0    |    0    |
|          |      shl_ln125_2_fu_719      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    21   |   1221  |   1689  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    AB_V_addr_reg_1147    |   512  |
|      N_read_reg_938      |   32   |
|   add_ln120_1_reg_1030   |   24   |
|     add_ln120_reg_997    |   68   |
|   add_ln125_2_reg_1118   |   32   |
|   add_ln125_3_reg_1057   |   32   |
|   add_ln125_4_reg_1130   |   32   |
|    add_ln125_reg_1025    |   32   |
|    add_ln180_reg_1137    |   60   |
|   and_ln120_1_reg_1040   |    1   |
|    and_ln125_reg_1052    |    1   |
|     bound49_i_reg_988    |   68   |
|     bound5_i_reg_983     |   44   |
|   cast47_cast_i_reg_968  |   68   |
|   cast48_cast_i_reg_973  |   68   |
|     empty_14_reg_1016    |    1   |
|     empty_17_reg_1077    |    1   |
|       empty_reg_963      |   43   |
|      i_0_i_i_reg_232     |    9   |
|     ib_0_i_i_reg_210     |   24   |
|    icmp_ln120_reg_993    |    1   |
|    icmp_ln121_reg_1003   |    1   |
|indvar_flatten44_i_reg_199|   44   |
|indvar_flatten98_i_reg_188|   68   |
| indvar_flatten_i_reg_221 |   13   |
|     jb_0_i_i_reg_254     |   32   |
|     jj_0_i_i_reg_243     |    4   |
|        jj_reg_1067       |    4   |
|   mul_ln125_1_reg_1091   |   32   |
|   mul_ln125_2_reg_1098   |   32   |
|   mul_ln125_3_reg_1103   |   32   |
|    mul_ln125_reg_1086    |   32   |
|  select_ln120_2_reg_1035 |   32   |
|  select_ln120_4_reg_1047 |   24   |
|   select_ln120_reg_957   |   25   |
|  select_ln121_1_reg_1020 |   44   |
|   select_ln121_reg_1125  |   32   |
|  select_ln122_1_reg_1062 |    9   |
|  select_ln122_2_reg_1072 |   13   |
|   select_ln125_reg_1108  |   28   |
|      tmp_1_i_reg_952     |   24   |
|       tmp_1_reg_947      |    1   |
|     tmp_7_i_reg_1113     |   27   |
|      tmp_V_reg_1142      |   512  |
|        tmp_reg_933       |   58   |
| zext_ln119_cast_i_reg_978|   60   |
|   zext_ln120_2_reg_1081  |   32   |
+--------------------------+--------+
|           Total          |  2368  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_172 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_172 |  p1  |   2  |  512 |  1024  ||    9    |
|      grp_fu_346      |  p0  |   2  |  25  |   50   ||    9    |
|      grp_fu_346      |  p1  |   2  |  43  |   86   ||    9    |
|      grp_fu_598      |  p1  |   2  |  24  |   48   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1210  ||  3.015  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |  1221  |  1689  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |  2368  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |    3   |  3589  |  1725  |
+-----------+--------+--------+--------+--------+
