INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/Final_Project/Final_Project.sim/sim_1/synth/func/xsim/S_to_P_Converter_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_to_P_Converter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Public/Documents/Final_Project/Final_Project.srcs/sim_1/new/S_to_P_Converter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity S_to_P_Converter_TB
