# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /root/projects/chiplab/IP/myCPU -y /root/projects/chiplab/IP/CONFREG -y /root/projects/chiplab/IP/AXI_DELAY_RAND -y /root/projects/chiplab/IP/AXI_SRAM_BRIDGE -y /root/projects/chiplab/IP/AMBA -y /root/projects/chiplab/IP/APB_DEV -y /root/projects/chiplab/IP/APB_DEV/URT -y /root/projects/chiplab/IP/APB_DEV/NAND -y ../testbench -y /root/projects/chiplab/chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc simu_top.v difftest.v /root/projects/chiplab/IP/myCPU/addr_trans.v /root/projects/chiplab/IP/myCPU/alu.v /root/projects/chiplab/IP/myCPU/axi_bridge.v /root/projects/chiplab/IP/myCPU/btb.v /root/projects/chiplab/IP/myCPU/csr.v /root/projects/chiplab/IP/myCPU/dcache.v /root/projects/chiplab/IP/myCPU/div.v /root/projects/chiplab/IP/myCPU/exe_stage.v /root/projects/chiplab/IP/myCPU/icache.v /root/projects/chiplab/IP/myCPU/id_stage.v /root/projects/chiplab/IP/myCPU/if_stage.v /root/projects/chiplab/IP/myCPU/mem_stage.v /root/projects/chiplab/IP/myCPU/mul.v /root/projects/chiplab/IP/myCPU/mycpu_top.v /root/projects/chiplab/IP/myCPU/perf_counter.v /root/projects/chiplab/IP/myCPU/regfile.v /root/projects/chiplab/IP/myCPU/tlb_entry.v /root/projects/chiplab/IP/myCPU/tools.v /root/projects/chiplab/IP/myCPU/wb_stage.v /root/projects/chiplab/IP/CONFREG/confreg_sim.v /root/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /root/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /root/projects/chiplab/IP/AMBA/axi2apb.v /root/projects/chiplab/IP/AMBA/axi_mux_sim.v /root/projects/chiplab/IP/APB_DEV/apb_dev_top.v /root/projects/chiplab/IP/APB_DEV/apb_mux2.v /root/projects/chiplab/IP/APB_DEV/URT/raminfr.v /root/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v /root/projects/chiplab/IP/APB_DEV/URT/uart_regs.v /root/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v /root/projects/chiplab/IP/APB_DEV/URT/uart_sync_flops.v /root/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v /root/projects/chiplab/IP/APB_DEV/URT/uart_top.v /root/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v /root/projects/chiplab/IP/APB_DEV/NAND/nand.v"
S      9436 10114494  1664546346    12593648  1664529272           0 "../testbench/difftest.v"
S      4003 10114518  1664546346    16593658  1664529272           0 "../testbench/simu_top.v"
S     33567 10114074  1664546345   496592488  1664529272           0 "/root/projects/chiplab/IP/AMBA/axi2apb.v"
S     31584 10114076  1664546345   496592488  1664529272           0 "/root/projects/chiplab/IP/AMBA/axi_mux_sim.v"
S     77690 10114080  1664546345   496592488  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/NAND/nand.v"
S      2451 10114082  1664546345   496592488  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/raminfr.v"
S      4885 10114083  1664546345   496592488  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_defines.h"
S     11576 10114084  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v"
S     18592 10114085  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_regs.v"
S      5178 10114086  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v"
S      2831 10114087  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598 10114088  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v"
S      3471 10114089  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_top.v"
S      8347 10114090  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v"
S     12956 10114091  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/apb_dev_top.v"
S      6307 10114094  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/apb_mux2.v"
S      4053 10114095  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/APB_DEV/nand_module.v"
S      8630 10114097  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670 10114099  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23274 10114103  1664546345   500592498  1664529272           0 "/root/projects/chiplab/IP/CONFREG/confreg_sim.v"
S      8823 10114133  1664546345   608592740  1664529272           0 "/root/projects/chiplab/IP/myCPU/addr_trans.v"
S      3066 10114134  1664546345   608592740  1664529272           0 "/root/projects/chiplab/IP/myCPU/alu.v"
S     12430 10114135  1664546345   608592740  1664529272           0 "/root/projects/chiplab/IP/myCPU/axi_bridge.v"
S     10432 10114136  1664546345   608592740  1664529272           0 "/root/projects/chiplab/IP/myCPU/btb.v"
S      1415 10114137  1664546345   608592740  1664529272           0 "/root/projects/chiplab/IP/myCPU/csr.h"
S     23212 10114138  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/csr.v"
S     29895 10114139  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/dcache.v"
S      2509 10114140  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/div.v"
S     13629 10114141  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/exe_stage.v"
S     20445 10114142  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/icache.v"
S     36708 10114143  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/id_stage.v"
S     11834 10114144  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/if_stage.v"
S     13663 10114145  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/mem_stage.v"
S      6068 10114146  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/mul.v"
S       631 10114147  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/mycpu.h"
S     43027 10114148  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/mycpu_top.v"
S      1623 10114149  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/perf_counter.v"
S       806 10114150  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/regfile.v"
S     32229 10114151  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/tlb_entry.v"
S       790 10114152  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/tools.v"
S     11895 10114153  1664546345   612592750  1664529272           0 "/root/projects/chiplab/IP/myCPU/wb_stage.v"
S      3510 10114232  1664546345   704592956  1664529272           0 "/root/projects/chiplab/chip/soc_demo/sim/config.h"
S     34089 10114233  1664546345   704592956  1664529272           0 "/root/projects/chiplab/chip/soc_demo/sim/soc_top.v"
S   7892640 10140742  1664546348   156598467  1598506306           0 "/usr/bin/verilator_bin"
T    857384 10890788  1665143054    37840704  1665143054    37840704 "obj_dir/Vsimu_top.cpp"
T    248284 10890775  1665143053   821840268  1665143053   821840268 "obj_dir/Vsimu_top.h"
T      1449 10890806  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top.mk"
T   1064063 10890789  1665143054    53840737  1665143054    53840737 "obj_dir/Vsimu_top__1.cpp"
T    723332 10890798  1665143054   197841027  1665143054   197841027 "obj_dir/Vsimu_top__10.cpp"
T    687008 10890786  1665143054    13840655  1665143054    13840655 "obj_dir/Vsimu_top__10__Slow.cpp"
T    688500 10890799  1665143054   209841051  1665143054   209841051 "obj_dir/Vsimu_top__11.cpp"
T    515934 10890787  1665143054    21840672  1665143054    21840672 "obj_dir/Vsimu_top__11__Slow.cpp"
T    751676 10890800  1665143054   221841075  1665143054   221841075 "obj_dir/Vsimu_top__12.cpp"
T      4092 10890801  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top__13.cpp"
T   1328839 10890777  1665143053   873840373  1665143053   873840373 "obj_dir/Vsimu_top__1__Slow.cpp"
T   1626885 10890790  1665143054    77840784  1665143054    77840784 "obj_dir/Vsimu_top__2.cpp"
T   1007993 10890778  1665143053   893840413  1665143053   893840413 "obj_dir/Vsimu_top__2__Slow.cpp"
T    994879 10890791  1665143054    93840817  1665143054    93840817 "obj_dir/Vsimu_top__3.cpp"
T    787937 10890779  1665143053   909840445  1665143053   909840445 "obj_dir/Vsimu_top__3__Slow.cpp"
T    822752 10890792  1665143054   109840849  1665143054   109840849 "obj_dir/Vsimu_top__4.cpp"
T    673212 10890780  1665143053   925840478  1665143053   925840478 "obj_dir/Vsimu_top__4__Slow.cpp"
T    774750 10890793  1665143054   121840874  1665143054   121840874 "obj_dir/Vsimu_top__5.cpp"
T    722945 10890781  1665143053   941840510  1665143053   941840510 "obj_dir/Vsimu_top__5__Slow.cpp"
T    912849 10890794  1665143054   141840914  1665143054   141840914 "obj_dir/Vsimu_top__6.cpp"
T    813523 10890782  1665143053   953840535  1665143053   953840535 "obj_dir/Vsimu_top__6__Slow.cpp"
T    686670 10890795  1665143054   157840946  1665143054   157840946 "obj_dir/Vsimu_top__7.cpp"
T    831526 10890783  1665143053   969840567  1665143053   969840567 "obj_dir/Vsimu_top__7__Slow.cpp"
T    799393 10890796  1665143054   169840971  1665143054   169840971 "obj_dir/Vsimu_top__8.cpp"
T    760596 10890784  1665143053   985840599  1665143053   985840599 "obj_dir/Vsimu_top__8__Slow.cpp"
T    831603 10890797  1665143054   185841003  1665143054   185841003 "obj_dir/Vsimu_top__9.cpp"
T    686465 10890785  1665143053   997840623  1665143053   997840623 "obj_dir/Vsimu_top__9__Slow.cpp"
T       684 10890759  1665143053   537839695  1665143053   537839695 "obj_dir/Vsimu_top__Dpi.cpp"
T      2733 10889859  1665143053   537839695  1665143053   537839695 "obj_dir/Vsimu_top__Dpi.h"
T   1902348 10890776  1665143053   853840333  1665143053   853840333 "obj_dir/Vsimu_top__Slow.cpp"
T      1256 10889790  1665143053   537839695  1665143053   537839695 "obj_dir/Vsimu_top__Syms.cpp"
T      1206 10889791  1665143053   537839695  1665143053   537839695 "obj_dir/Vsimu_top__Syms.h"
T    857788 10890768  1665143053   713840050  1665143053   713840050 "obj_dir/Vsimu_top__Trace.cpp"
T    836425 10890769  1665143053   725840074  1665143053   725840074 "obj_dir/Vsimu_top__Trace__1.cpp"
T    797490 10890761  1665143053   597839816  1665143053   597839816 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    837591 10890770  1665143053   737840099  1665143053   737840099 "obj_dir/Vsimu_top__Trace__2.cpp"
T    788026 10890762  1665143053   609839840  1665143053   609839840 "obj_dir/Vsimu_top__Trace__2__Slow.cpp"
T    841151 10890771  1665143053   753840131  1665143053   753840131 "obj_dir/Vsimu_top__Trace__3.cpp"
T    789117 10890763  1665143053   621839865  1665143053   621839865 "obj_dir/Vsimu_top__Trace__3__Slow.cpp"
T   1689595 10890772  1665143053   777840179  1665143053   777840179 "obj_dir/Vsimu_top__Trace__4.cpp"
T    799064 10890764  1665143053   637839897  1665143053   637839897 "obj_dir/Vsimu_top__Trace__4__Slow.cpp"
T   1690853 10890773  1665143053   801840228  1665143053   801840228 "obj_dir/Vsimu_top__Trace__5.cpp"
T   1646209 10890765  1665143053   661839945  1665143053   661839945 "obj_dir/Vsimu_top__Trace__5__Slow.cpp"
T    804906 10890774  1665143053   813840252  1665143053   813840252 "obj_dir/Vsimu_top__Trace__6.cpp"
T   1654654 10890766  1665143053   685839994  1665143053   685839994 "obj_dir/Vsimu_top__Trace__6__Slow.cpp"
T    800113 10890767  1665143053   697840018  1665143053   697840018 "obj_dir/Vsimu_top__Trace__7__Slow.cpp"
T   2521096 10890760  1665143053   585839792  1665143053   585839792 "obj_dir/Vsimu_top__Trace__Slow.cpp"
T     10871 10890804  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top___024unit.cpp"
T      3699 10890802  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top___024unit.h"
T      1069 10890803  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      3534 10890807  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top__ver.d"
T         0        0  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top__verFiles.dat"
T      2525 10890805  1665143054   225841083  1665143054   225841083 "obj_dir/Vsimu_top_classes.mk"
