
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max" "*.svh"]] 
# }
# synth_design -top wrapper_io_reg_max \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wrapper_io_reg_max -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60856
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 268162 ; free virtual = 425611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper_io_reg_max' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/wrapper_io_reg_max.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_128_2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'mux_64x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:75]
INFO: [Synth 8-6157] synthesizing module 'mux_16x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:89]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:103]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:117]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_reg' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:131]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:149]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:117]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:103]
INFO: [Synth 8-6155] done synthesizing module 'mux_16x1' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mux_64x1' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mux_128x1' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:34]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'mux_128x1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mux_128_2' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_128_2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:2]
INFO: [Synth 8-6157] synthesizing module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:47]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:133]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:133]
INFO: [Synth 8-6157] synthesizing module 'demux_1x64' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:61]
INFO: [Synth 8-6157] synthesizing module 'demux_1x32' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:75]
INFO: [Synth 8-6157] synthesizing module 'demux_1x16' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:90]
INFO: [Synth 8-6157] synthesizing module 'demux_1x8' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:104]
INFO: [Synth 8-6157] synthesizing module 'demux_1x4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:118]
INFO: [Synth 8-6157] synthesizing module 'demux_1x2_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:142]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x2_reg' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:142]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x4' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:118]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x8' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:104]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x16' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x32' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:75]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x64' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:61]
INFO: [Synth 8-6155] done synthesizing module 'demux_1x128' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:34]
WARNING: [Synth 8-689] width (8) of port connection 'sel' does not match port width (7) of module 'demux_1x128' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:40]
INFO: [Synth 8-6155] done synthesizing module 'demux_128_2' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_io_reg_max' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/wrapper_io_reg_max.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 265584 ; free virtual = 423033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 265693 ; free virtual = 423142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265750 ; free virtual = 423198
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/mux.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal1_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'in_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'sel_internal0_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/demux.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 265729 ; free virtual = 423178
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 256   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 257   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (mux0/sel_internal1_reg[7]) is unused and will be removed from module wrapper_io_reg_max.
WARNING: [Synth 8-3332] Sequential element (mux0/sel_internal0_reg[7]) is unused and will be removed from module wrapper_io_reg_max.
WARNING: [Synth 8-3332] Sequential element (demux0/sel_internal1_reg[7]) is unused and will be removed from module wrapper_io_reg_max.
WARNING: [Synth 8-3332] Sequential element (demux0/sel_internal0_reg[7]) is unused and will be removed from module wrapper_io_reg_max.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 269886 ; free virtual = 427332
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 269844 ; free virtual = 427290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 269765 ; free virtual = 427211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268350 ; free virtual = 425794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268347 ; free virtual = 425791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268347 ; free virtual = 425791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268366 ; free virtual = 425811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268386 ; free virtual = 425830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268395 ; free virtual = 425839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     3|
|2     |LUT1  |     2|
|3     |LUT2  |     3|
|4     |LUT3  |   128|
|5     |LUT4  |    82|
|6     |LUT6  |    68|
|7     |MUXF7 |    34|
|8     |MUXF8 |    17|
|9     |FDRE  |   512|
|10    |LD    |   286|
|11    |IBUF  |   148|
|12    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  1411|
|2     |  demux0             |demux_128_2       |   483|
|3     |    inst0            |demux_1x128       |   169|
|4     |      d128_1         |demux_1x64_368    |    86|
|5     |        d64_1        |demux_1x32_432    |    52|
|6     |          d32_1      |demux_1x16_464    |    26|
|7     |            d16_1    |demux_1x8_480     |    14|
|8     |              d8_1   |demux_1x4_488     |     8|
|9     |                d4_1 |demux_1x2_reg_492 |     5|
|10    |                d4_2 |demux_1x2_reg_493 |     3|
|11    |              d8_2   |demux_1x4_489     |     6|
|12    |                d4_1 |demux_1x2_reg_490 |     3|
|13    |                d4_2 |demux_1x2_reg_491 |     3|
|14    |            d16_2    |demux_1x8_481     |    12|
|15    |              d8_1   |demux_1x4_482     |     6|
|16    |                d4_1 |demux_1x2_reg_486 |     3|
|17    |                d4_2 |demux_1x2_reg_487 |     3|
|18    |              d8_2   |demux_1x4_483     |     6|
|19    |                d4_1 |demux_1x2_reg_484 |     3|
|20    |                d4_2 |demux_1x2_reg_485 |     3|
|21    |          d32_2      |demux_1x16_465    |    26|
|22    |            d16_1    |demux_1x8_466     |    12|
|23    |              d8_1   |demux_1x4_474     |     6|
|24    |                d4_1 |demux_1x2_reg_478 |     3|
|25    |                d4_2 |demux_1x2_reg_479 |     3|
|26    |              d8_2   |demux_1x4_475     |     6|
|27    |                d4_1 |demux_1x2_reg_476 |     3|
|28    |                d4_2 |demux_1x2_reg_477 |     3|
|29    |            d16_2    |demux_1x8_467     |    14|
|30    |              d8_1   |demux_1x4_468     |     6|
|31    |                d4_1 |demux_1x2_reg_472 |     3|
|32    |                d4_2 |demux_1x2_reg_473 |     3|
|33    |              d8_2   |demux_1x4_469     |     8|
|34    |                d4_1 |demux_1x2_reg_470 |     3|
|35    |                d4_2 |demux_1x2_reg_471 |     5|
|36    |        d64_2        |demux_1x32_433    |    34|
|37    |          d32_1      |demux_1x16_434    |    16|
|38    |            d16_1    |demux_1x8_450     |     8|
|39    |              d8_1   |demux_1x4_458     |     4|
|40    |                d4_1 |demux_1x2_reg_462 |     2|
|41    |                d4_2 |demux_1x2_reg_463 |     2|
|42    |              d8_2   |demux_1x4_459     |     4|
|43    |                d4_1 |demux_1x2_reg_460 |     2|
|44    |                d4_2 |demux_1x2_reg_461 |     2|
|45    |            d16_2    |demux_1x8_451     |     8|
|46    |              d8_1   |demux_1x4_452     |     4|
|47    |                d4_1 |demux_1x2_reg_456 |     2|
|48    |                d4_2 |demux_1x2_reg_457 |     2|
|49    |              d8_2   |demux_1x4_453     |     4|
|50    |                d4_1 |demux_1x2_reg_454 |     2|
|51    |                d4_2 |demux_1x2_reg_455 |     2|
|52    |          d32_2      |demux_1x16_435    |    18|
|53    |            d16_1    |demux_1x8_436     |     8|
|54    |              d8_1   |demux_1x4_444     |     4|
|55    |                d4_1 |demux_1x2_reg_448 |     2|
|56    |                d4_2 |demux_1x2_reg_449 |     2|
|57    |              d8_2   |demux_1x4_445     |     4|
|58    |                d4_1 |demux_1x2_reg_446 |     2|
|59    |                d4_2 |demux_1x2_reg_447 |     2|
|60    |            d16_2    |demux_1x8_437     |    10|
|61    |              d8_1   |demux_1x4_438     |     4|
|62    |                d4_1 |demux_1x2_reg_442 |     2|
|63    |                d4_2 |demux_1x2_reg_443 |     2|
|64    |              d8_2   |demux_1x4_439     |     6|
|65    |                d4_1 |demux_1x2_reg_440 |     2|
|66    |                d4_2 |demux_1x2_reg_441 |     4|
|67    |      d128_2         |demux_1x64_369    |    83|
|68    |        d64_1        |demux_1x32_370    |    34|
|69    |          d32_1      |demux_1x16_402    |    16|
|70    |            d16_1    |demux_1x8_418     |     8|
|71    |              d8_1   |demux_1x4_426     |     4|
|72    |                d4_1 |demux_1x2_reg_430 |     2|
|73    |                d4_2 |demux_1x2_reg_431 |     2|
|74    |              d8_2   |demux_1x4_427     |     4|
|75    |                d4_1 |demux_1x2_reg_428 |     2|
|76    |                d4_2 |demux_1x2_reg_429 |     2|
|77    |            d16_2    |demux_1x8_419     |     8|
|78    |              d8_1   |demux_1x4_420     |     4|
|79    |                d4_1 |demux_1x2_reg_424 |     2|
|80    |                d4_2 |demux_1x2_reg_425 |     2|
|81    |              d8_2   |demux_1x4_421     |     4|
|82    |                d4_1 |demux_1x2_reg_422 |     2|
|83    |                d4_2 |demux_1x2_reg_423 |     2|
|84    |          d32_2      |demux_1x16_403    |    18|
|85    |            d16_1    |demux_1x8_404     |     8|
|86    |              d8_1   |demux_1x4_412     |     4|
|87    |                d4_1 |demux_1x2_reg_416 |     2|
|88    |                d4_2 |demux_1x2_reg_417 |     2|
|89    |              d8_2   |demux_1x4_413     |     4|
|90    |                d4_1 |demux_1x2_reg_414 |     2|
|91    |                d4_2 |demux_1x2_reg_415 |     2|
|92    |            d16_2    |demux_1x8_405     |    10|
|93    |              d8_1   |demux_1x4_406     |     4|
|94    |                d4_1 |demux_1x2_reg_410 |     2|
|95    |                d4_2 |demux_1x2_reg_411 |     2|
|96    |              d8_2   |demux_1x4_407     |     6|
|97    |                d4_1 |demux_1x2_reg_408 |     2|
|98    |                d4_2 |demux_1x2_reg_409 |     4|
|99    |        d64_2        |demux_1x32_371    |    49|
|100   |          d32_1      |demux_1x16_372    |    23|
|101   |            d16_1    |demux_1x8_388     |    11|
|102   |              d8_1   |demux_1x4_396     |     5|
|103   |                d4_1 |demux_1x2_reg_400 |     2|
|104   |                d4_2 |demux_1x2_reg_401 |     3|
|105   |              d8_2   |demux_1x4_397     |     6|
|106   |                d4_1 |demux_1x2_reg_398 |     3|
|107   |                d4_2 |demux_1x2_reg_399 |     3|
|108   |            d16_2    |demux_1x8_389     |    12|
|109   |              d8_1   |demux_1x4_390     |     6|
|110   |                d4_1 |demux_1x2_reg_394 |     3|
|111   |                d4_2 |demux_1x2_reg_395 |     3|
|112   |              d8_2   |demux_1x4_391     |     6|
|113   |                d4_1 |demux_1x2_reg_392 |     3|
|114   |                d4_2 |demux_1x2_reg_393 |     3|
|115   |          d32_2      |demux_1x16_373    |    26|
|116   |            d16_1    |demux_1x8_374     |    12|
|117   |              d8_1   |demux_1x4_382     |     6|
|118   |                d4_1 |demux_1x2_reg_386 |     3|
|119   |                d4_2 |demux_1x2_reg_387 |     3|
|120   |              d8_2   |demux_1x4_383     |     6|
|121   |                d4_1 |demux_1x2_reg_384 |     3|
|122   |                d4_2 |demux_1x2_reg_385 |     3|
|123   |            d16_2    |demux_1x8_375     |    14|
|124   |              d8_1   |demux_1x4_376     |     6|
|125   |                d4_1 |demux_1x2_reg_380 |     3|
|126   |                d4_2 |demux_1x2_reg_381 |     3|
|127   |              d8_2   |demux_1x4_377     |     8|
|128   |                d4_1 |demux_1x2_reg_378 |     3|
|129   |                d4_2 |demux_1x2_reg_379 |     5|
|130   |    inst1            |demux_1x128_247   |   169|
|131   |      d128_1         |demux_1x64        |    86|
|132   |        d64_1        |demux_1x32_306    |    52|
|133   |          d32_1      |demux_1x16_338    |    26|
|134   |            d16_1    |demux_1x8_354     |    14|
|135   |              d8_1   |demux_1x4_362     |     8|
|136   |                d4_1 |demux_1x2_reg_366 |     5|
|137   |                d4_2 |demux_1x2_reg_367 |     3|
|138   |              d8_2   |demux_1x4_363     |     6|
|139   |                d4_1 |demux_1x2_reg_364 |     3|
|140   |                d4_2 |demux_1x2_reg_365 |     3|
|141   |            d16_2    |demux_1x8_355     |    12|
|142   |              d8_1   |demux_1x4_356     |     6|
|143   |                d4_1 |demux_1x2_reg_360 |     3|
|144   |                d4_2 |demux_1x2_reg_361 |     3|
|145   |              d8_2   |demux_1x4_357     |     6|
|146   |                d4_1 |demux_1x2_reg_358 |     3|
|147   |                d4_2 |demux_1x2_reg_359 |     3|
|148   |          d32_2      |demux_1x16_339    |    26|
|149   |            d16_1    |demux_1x8_340     |    12|
|150   |              d8_1   |demux_1x4_348     |     6|
|151   |                d4_1 |demux_1x2_reg_352 |     3|
|152   |                d4_2 |demux_1x2_reg_353 |     3|
|153   |              d8_2   |demux_1x4_349     |     6|
|154   |                d4_1 |demux_1x2_reg_350 |     3|
|155   |                d4_2 |demux_1x2_reg_351 |     3|
|156   |            d16_2    |demux_1x8_341     |    14|
|157   |              d8_1   |demux_1x4_342     |     6|
|158   |                d4_1 |demux_1x2_reg_346 |     3|
|159   |                d4_2 |demux_1x2_reg_347 |     3|
|160   |              d8_2   |demux_1x4_343     |     8|
|161   |                d4_1 |demux_1x2_reg_344 |     3|
|162   |                d4_2 |demux_1x2_reg_345 |     5|
|163   |        d64_2        |demux_1x32_307    |    34|
|164   |          d32_1      |demux_1x16_308    |    16|
|165   |            d16_1    |demux_1x8_324     |     8|
|166   |              d8_1   |demux_1x4_332     |     4|
|167   |                d4_1 |demux_1x2_reg_336 |     2|
|168   |                d4_2 |demux_1x2_reg_337 |     2|
|169   |              d8_2   |demux_1x4_333     |     4|
|170   |                d4_1 |demux_1x2_reg_334 |     2|
|171   |                d4_2 |demux_1x2_reg_335 |     2|
|172   |            d16_2    |demux_1x8_325     |     8|
|173   |              d8_1   |demux_1x4_326     |     4|
|174   |                d4_1 |demux_1x2_reg_330 |     2|
|175   |                d4_2 |demux_1x2_reg_331 |     2|
|176   |              d8_2   |demux_1x4_327     |     4|
|177   |                d4_1 |demux_1x2_reg_328 |     2|
|178   |                d4_2 |demux_1x2_reg_329 |     2|
|179   |          d32_2      |demux_1x16_309    |    18|
|180   |            d16_1    |demux_1x8_310     |     8|
|181   |              d8_1   |demux_1x4_318     |     4|
|182   |                d4_1 |demux_1x2_reg_322 |     2|
|183   |                d4_2 |demux_1x2_reg_323 |     2|
|184   |              d8_2   |demux_1x4_319     |     4|
|185   |                d4_1 |demux_1x2_reg_320 |     2|
|186   |                d4_2 |demux_1x2_reg_321 |     2|
|187   |            d16_2    |demux_1x8_311     |    10|
|188   |              d8_1   |demux_1x4_312     |     4|
|189   |                d4_1 |demux_1x2_reg_316 |     2|
|190   |                d4_2 |demux_1x2_reg_317 |     2|
|191   |              d8_2   |demux_1x4_313     |     6|
|192   |                d4_1 |demux_1x2_reg_314 |     2|
|193   |                d4_2 |demux_1x2_reg_315 |     4|
|194   |      d128_2         |demux_1x64_248    |    83|
|195   |        d64_1        |demux_1x32        |    34|
|196   |          d32_1      |demux_1x16_276    |    16|
|197   |            d16_1    |demux_1x8_292     |     8|
|198   |              d8_1   |demux_1x4_300     |     4|
|199   |                d4_1 |demux_1x2_reg_304 |     2|
|200   |                d4_2 |demux_1x2_reg_305 |     2|
|201   |              d8_2   |demux_1x4_301     |     4|
|202   |                d4_1 |demux_1x2_reg_302 |     2|
|203   |                d4_2 |demux_1x2_reg_303 |     2|
|204   |            d16_2    |demux_1x8_293     |     8|
|205   |              d8_1   |demux_1x4_294     |     4|
|206   |                d4_1 |demux_1x2_reg_298 |     2|
|207   |                d4_2 |demux_1x2_reg_299 |     2|
|208   |              d8_2   |demux_1x4_295     |     4|
|209   |                d4_1 |demux_1x2_reg_296 |     2|
|210   |                d4_2 |demux_1x2_reg_297 |     2|
|211   |          d32_2      |demux_1x16_277    |    18|
|212   |            d16_1    |demux_1x8_278     |     8|
|213   |              d8_1   |demux_1x4_286     |     4|
|214   |                d4_1 |demux_1x2_reg_290 |     2|
|215   |                d4_2 |demux_1x2_reg_291 |     2|
|216   |              d8_2   |demux_1x4_287     |     4|
|217   |                d4_1 |demux_1x2_reg_288 |     2|
|218   |                d4_2 |demux_1x2_reg_289 |     2|
|219   |            d16_2    |demux_1x8_279     |    10|
|220   |              d8_1   |demux_1x4_280     |     4|
|221   |                d4_1 |demux_1x2_reg_284 |     2|
|222   |                d4_2 |demux_1x2_reg_285 |     2|
|223   |              d8_2   |demux_1x4_281     |     6|
|224   |                d4_1 |demux_1x2_reg_282 |     2|
|225   |                d4_2 |demux_1x2_reg_283 |     4|
|226   |        d64_2        |demux_1x32_249    |    49|
|227   |          d32_1      |demux_1x16        |    23|
|228   |            d16_1    |demux_1x8_262     |    11|
|229   |              d8_1   |demux_1x4_270     |     5|
|230   |                d4_1 |demux_1x2_reg_274 |     2|
|231   |                d4_2 |demux_1x2_reg_275 |     3|
|232   |              d8_2   |demux_1x4_271     |     6|
|233   |                d4_1 |demux_1x2_reg_272 |     3|
|234   |                d4_2 |demux_1x2_reg_273 |     3|
|235   |            d16_2    |demux_1x8_263     |    12|
|236   |              d8_1   |demux_1x4_264     |     6|
|237   |                d4_1 |demux_1x2_reg_268 |     3|
|238   |                d4_2 |demux_1x2_reg_269 |     3|
|239   |              d8_2   |demux_1x4_265     |     6|
|240   |                d4_1 |demux_1x2_reg_266 |     3|
|241   |                d4_2 |demux_1x2_reg_267 |     3|
|242   |          d32_2      |demux_1x16_250    |    26|
|243   |            d16_1    |demux_1x8         |    12|
|244   |              d8_1   |demux_1x4_256     |     6|
|245   |                d4_1 |demux_1x2_reg_260 |     3|
|246   |                d4_2 |demux_1x2_reg_261 |     3|
|247   |              d8_2   |demux_1x4_257     |     6|
|248   |                d4_1 |demux_1x2_reg_258 |     3|
|249   |                d4_2 |demux_1x2_reg_259 |     3|
|250   |            d16_2    |demux_1x8_251     |    14|
|251   |              d8_1   |demux_1x4         |     6|
|252   |                d4_1 |demux_1x2_reg_254 |     3|
|253   |                d4_2 |demux_1x2_reg_255 |     3|
|254   |              d8_2   |demux_1x4_252     |     8|
|255   |                d4_1 |demux_1x2_reg     |     3|
|256   |                d4_2 |demux_1x2_reg_253 |     5|
|257   |  mux0               |mux_128_2         |   649|
|258   |    inst0            |mux_128x1         |   188|
|259   |      m128_0         |mux_64x1_121      |    95|
|260   |        m64_0        |mux_32x1_185      |    46|
|261   |          m32_0      |mux_16x1_217      |    23|
|262   |            m16_0    |mux_8x1_233       |    12|
|263   |              m8_0   |mux_4x1_241       |     7|
|264   |                m4_0 |mux_2x1_reg_245   |     2|
|265   |                m4_1 |mux_2x1_reg_246   |     5|
|266   |              m8_1   |mux_4x1_242       |     5|
|267   |                m4_0 |mux_2x1_reg_243   |     2|
|268   |                m4_1 |mux_2x1_reg_244   |     3|
|269   |            m16_1    |mux_8x1_234       |    11|
|270   |              m8_0   |mux_4x1_235       |     6|
|271   |                m4_0 |mux_2x1_reg_239   |     2|
|272   |                m4_1 |mux_2x1_reg_240   |     4|
|273   |              m8_1   |mux_4x1_236       |     5|
|274   |                m4_0 |mux_2x1_reg_237   |     2|
|275   |                m4_1 |mux_2x1_reg_238   |     3|
|276   |          m32_1      |mux_16x1_218      |    23|
|277   |            m16_0    |mux_8x1_219       |    12|
|278   |              m8_0   |mux_4x1_227       |     7|
|279   |                m4_0 |mux_2x1_reg_231   |     2|
|280   |                m4_1 |mux_2x1_reg_232   |     5|
|281   |              m8_1   |mux_4x1_228       |     5|
|282   |                m4_0 |mux_2x1_reg_229   |     2|
|283   |                m4_1 |mux_2x1_reg_230   |     3|
|284   |            m16_1    |mux_8x1_220       |    11|
|285   |              m8_0   |mux_4x1_221       |     6|
|286   |                m4_0 |mux_2x1_reg_225   |     2|
|287   |                m4_1 |mux_2x1_reg_226   |     4|
|288   |              m8_1   |mux_4x1_222       |     5|
|289   |                m4_0 |mux_2x1_reg_223   |     2|
|290   |                m4_1 |mux_2x1_reg_224   |     3|
|291   |        m64_1        |mux_32x1_186      |    49|
|292   |          m32_0      |mux_16x1_187      |    23|
|293   |            m16_0    |mux_8x1_203       |    12|
|294   |              m8_0   |mux_4x1_211       |     7|
|295   |                m4_0 |mux_2x1_reg_215   |     2|
|296   |                m4_1 |mux_2x1_reg_216   |     5|
|297   |              m8_1   |mux_4x1_212       |     5|
|298   |                m4_0 |mux_2x1_reg_213   |     2|
|299   |                m4_1 |mux_2x1_reg_214   |     3|
|300   |            m16_1    |mux_8x1_204       |    11|
|301   |              m8_0   |mux_4x1_205       |     6|
|302   |                m4_0 |mux_2x1_reg_209   |     2|
|303   |                m4_1 |mux_2x1_reg_210   |     4|
|304   |              m8_1   |mux_4x1_206       |     5|
|305   |                m4_0 |mux_2x1_reg_207   |     2|
|306   |                m4_1 |mux_2x1_reg_208   |     3|
|307   |          m32_1      |mux_16x1_188      |    26|
|308   |            m16_0    |mux_8x1_189       |    15|
|309   |              m8_0   |mux_4x1_197       |    10|
|310   |                m4_0 |mux_2x1_reg_201   |     2|
|311   |                m4_1 |mux_2x1_reg_202   |     8|
|312   |              m8_1   |mux_4x1_198       |     5|
|313   |                m4_0 |mux_2x1_reg_199   |     2|
|314   |                m4_1 |mux_2x1_reg_200   |     3|
|315   |            m16_1    |mux_8x1_190       |    11|
|316   |              m8_0   |mux_4x1_191       |     6|
|317   |                m4_0 |mux_2x1_reg_195   |     2|
|318   |                m4_1 |mux_2x1_reg_196   |     4|
|319   |              m8_1   |mux_4x1_192       |     5|
|320   |                m4_0 |mux_2x1_reg_193   |     2|
|321   |                m4_1 |mux_2x1_reg_194   |     3|
|322   |      m128_1         |mux_64x1_122      |    93|
|323   |        m64_0        |mux_32x1_123      |    46|
|324   |          m32_0      |mux_16x1_155      |    23|
|325   |            m16_0    |mux_8x1_171       |    12|
|326   |              m8_0   |mux_4x1_179       |     7|
|327   |                m4_0 |mux_2x1_reg_183   |     2|
|328   |                m4_1 |mux_2x1_reg_184   |     5|
|329   |              m8_1   |mux_4x1_180       |     5|
|330   |                m4_0 |mux_2x1_reg_181   |     2|
|331   |                m4_1 |mux_2x1_reg_182   |     3|
|332   |            m16_1    |mux_8x1_172       |    11|
|333   |              m8_0   |mux_4x1_173       |     6|
|334   |                m4_0 |mux_2x1_reg_177   |     2|
|335   |                m4_1 |mux_2x1_reg_178   |     4|
|336   |              m8_1   |mux_4x1_174       |     5|
|337   |                m4_0 |mux_2x1_reg_175   |     2|
|338   |                m4_1 |mux_2x1_reg_176   |     3|
|339   |          m32_1      |mux_16x1_156      |    23|
|340   |            m16_0    |mux_8x1_157       |    12|
|341   |              m8_0   |mux_4x1_165       |     7|
|342   |                m4_0 |mux_2x1_reg_169   |     2|
|343   |                m4_1 |mux_2x1_reg_170   |     5|
|344   |              m8_1   |mux_4x1_166       |     5|
|345   |                m4_0 |mux_2x1_reg_167   |     2|
|346   |                m4_1 |mux_2x1_reg_168   |     3|
|347   |            m16_1    |mux_8x1_158       |    11|
|348   |              m8_0   |mux_4x1_159       |     6|
|349   |                m4_0 |mux_2x1_reg_163   |     2|
|350   |                m4_1 |mux_2x1_reg_164   |     4|
|351   |              m8_1   |mux_4x1_160       |     5|
|352   |                m4_0 |mux_2x1_reg_161   |     2|
|353   |                m4_1 |mux_2x1_reg_162   |     3|
|354   |        m64_1        |mux_32x1_124      |    47|
|355   |          m32_0      |mux_16x1_125      |    23|
|356   |            m16_0    |mux_8x1_141       |    12|
|357   |              m8_0   |mux_4x1_149       |     7|
|358   |                m4_0 |mux_2x1_reg_153   |     2|
|359   |                m4_1 |mux_2x1_reg_154   |     5|
|360   |              m8_1   |mux_4x1_150       |     5|
|361   |                m4_0 |mux_2x1_reg_151   |     2|
|362   |                m4_1 |mux_2x1_reg_152   |     3|
|363   |            m16_1    |mux_8x1_142       |    11|
|364   |              m8_0   |mux_4x1_143       |     6|
|365   |                m4_0 |mux_2x1_reg_147   |     2|
|366   |                m4_1 |mux_2x1_reg_148   |     4|
|367   |              m8_1   |mux_4x1_144       |     5|
|368   |                m4_0 |mux_2x1_reg_145   |     2|
|369   |                m4_1 |mux_2x1_reg_146   |     3|
|370   |          m32_1      |mux_16x1_126      |    24|
|371   |            m16_0    |mux_8x1_127       |    13|
|372   |              m8_0   |mux_4x1_135       |     8|
|373   |                m4_0 |mux_2x1_reg_139   |     2|
|374   |                m4_1 |mux_2x1_reg_140   |     6|
|375   |              m8_1   |mux_4x1_136       |     5|
|376   |                m4_0 |mux_2x1_reg_137   |     2|
|377   |                m4_1 |mux_2x1_reg_138   |     3|
|378   |            m16_1    |mux_8x1_128       |    11|
|379   |              m8_0   |mux_4x1_129       |     6|
|380   |                m4_0 |mux_2x1_reg_133   |     2|
|381   |                m4_1 |mux_2x1_reg_134   |     4|
|382   |              m8_1   |mux_4x1_130       |     5|
|383   |                m4_0 |mux_2x1_reg_131   |     2|
|384   |                m4_1 |mux_2x1_reg_132   |     3|
|385   |    inst1            |mux_128x1_0       |   187|
|386   |      m128_0         |mux_64x1          |    94|
|387   |        m64_0        |mux_32x1_59       |    46|
|388   |          m32_0      |mux_16x1_91       |    23|
|389   |            m16_0    |mux_8x1_107       |    12|
|390   |              m8_0   |mux_4x1_115       |     7|
|391   |                m4_0 |mux_2x1_reg_119   |     2|
|392   |                m4_1 |mux_2x1_reg_120   |     5|
|393   |              m8_1   |mux_4x1_116       |     5|
|394   |                m4_0 |mux_2x1_reg_117   |     2|
|395   |                m4_1 |mux_2x1_reg_118   |     3|
|396   |            m16_1    |mux_8x1_108       |    11|
|397   |              m8_0   |mux_4x1_109       |     6|
|398   |                m4_0 |mux_2x1_reg_113   |     2|
|399   |                m4_1 |mux_2x1_reg_114   |     4|
|400   |              m8_1   |mux_4x1_110       |     5|
|401   |                m4_0 |mux_2x1_reg_111   |     2|
|402   |                m4_1 |mux_2x1_reg_112   |     3|
|403   |          m32_1      |mux_16x1_92       |    23|
|404   |            m16_0    |mux_8x1_93        |    12|
|405   |              m8_0   |mux_4x1_101       |     7|
|406   |                m4_0 |mux_2x1_reg_105   |     2|
|407   |                m4_1 |mux_2x1_reg_106   |     5|
|408   |              m8_1   |mux_4x1_102       |     5|
|409   |                m4_0 |mux_2x1_reg_103   |     2|
|410   |                m4_1 |mux_2x1_reg_104   |     3|
|411   |            m16_1    |mux_8x1_94        |    11|
|412   |              m8_0   |mux_4x1_95        |     6|
|413   |                m4_0 |mux_2x1_reg_99    |     2|
|414   |                m4_1 |mux_2x1_reg_100   |     4|
|415   |              m8_1   |mux_4x1_96        |     5|
|416   |                m4_0 |mux_2x1_reg_97    |     2|
|417   |                m4_1 |mux_2x1_reg_98    |     3|
|418   |        m64_1        |mux_32x1_60       |    48|
|419   |          m32_0      |mux_16x1_61       |    23|
|420   |            m16_0    |mux_8x1_77        |    12|
|421   |              m8_0   |mux_4x1_85        |     7|
|422   |                m4_0 |mux_2x1_reg_89    |     2|
|423   |                m4_1 |mux_2x1_reg_90    |     5|
|424   |              m8_1   |mux_4x1_86        |     5|
|425   |                m4_0 |mux_2x1_reg_87    |     2|
|426   |                m4_1 |mux_2x1_reg_88    |     3|
|427   |            m16_1    |mux_8x1_78        |    11|
|428   |              m8_0   |mux_4x1_79        |     6|
|429   |                m4_0 |mux_2x1_reg_83    |     2|
|430   |                m4_1 |mux_2x1_reg_84    |     4|
|431   |              m8_1   |mux_4x1_80        |     5|
|432   |                m4_0 |mux_2x1_reg_81    |     2|
|433   |                m4_1 |mux_2x1_reg_82    |     3|
|434   |          m32_1      |mux_16x1_62       |    25|
|435   |            m16_0    |mux_8x1_63        |    14|
|436   |              m8_0   |mux_4x1_71        |     9|
|437   |                m4_0 |mux_2x1_reg_75    |     2|
|438   |                m4_1 |mux_2x1_reg_76    |     7|
|439   |              m8_1   |mux_4x1_72        |     5|
|440   |                m4_0 |mux_2x1_reg_73    |     2|
|441   |                m4_1 |mux_2x1_reg_74    |     3|
|442   |            m16_1    |mux_8x1_64        |    11|
|443   |              m8_0   |mux_4x1_65        |     6|
|444   |                m4_0 |mux_2x1_reg_69    |     2|
|445   |                m4_1 |mux_2x1_reg_70    |     4|
|446   |              m8_1   |mux_4x1_66        |     5|
|447   |                m4_0 |mux_2x1_reg_67    |     2|
|448   |                m4_1 |mux_2x1_reg_68    |     3|
|449   |      m128_1         |mux_64x1_1        |    93|
|450   |        m64_0        |mux_32x1          |    46|
|451   |          m32_0      |mux_16x1_29       |    23|
|452   |            m16_0    |mux_8x1_45        |    12|
|453   |              m8_0   |mux_4x1_53        |     7|
|454   |                m4_0 |mux_2x1_reg_57    |     2|
|455   |                m4_1 |mux_2x1_reg_58    |     5|
|456   |              m8_1   |mux_4x1_54        |     5|
|457   |                m4_0 |mux_2x1_reg_55    |     2|
|458   |                m4_1 |mux_2x1_reg_56    |     3|
|459   |            m16_1    |mux_8x1_46        |    11|
|460   |              m8_0   |mux_4x1_47        |     6|
|461   |                m4_0 |mux_2x1_reg_51    |     2|
|462   |                m4_1 |mux_2x1_reg_52    |     4|
|463   |              m8_1   |mux_4x1_48        |     5|
|464   |                m4_0 |mux_2x1_reg_49    |     2|
|465   |                m4_1 |mux_2x1_reg_50    |     3|
|466   |          m32_1      |mux_16x1_30       |    23|
|467   |            m16_0    |mux_8x1_31        |    12|
|468   |              m8_0   |mux_4x1_39        |     7|
|469   |                m4_0 |mux_2x1_reg_43    |     2|
|470   |                m4_1 |mux_2x1_reg_44    |     5|
|471   |              m8_1   |mux_4x1_40        |     5|
|472   |                m4_0 |mux_2x1_reg_41    |     2|
|473   |                m4_1 |mux_2x1_reg_42    |     3|
|474   |            m16_1    |mux_8x1_32        |    11|
|475   |              m8_0   |mux_4x1_33        |     6|
|476   |                m4_0 |mux_2x1_reg_37    |     2|
|477   |                m4_1 |mux_2x1_reg_38    |     4|
|478   |              m8_1   |mux_4x1_34        |     5|
|479   |                m4_0 |mux_2x1_reg_35    |     2|
|480   |                m4_1 |mux_2x1_reg_36    |     3|
|481   |        m64_1        |mux_32x1_2        |    47|
|482   |          m32_0      |mux_16x1          |    23|
|483   |            m16_0    |mux_8x1_15        |    12|
|484   |              m8_0   |mux_4x1_23        |     7|
|485   |                m4_0 |mux_2x1_reg_27    |     2|
|486   |                m4_1 |mux_2x1_reg_28    |     5|
|487   |              m8_1   |mux_4x1_24        |     5|
|488   |                m4_0 |mux_2x1_reg_25    |     2|
|489   |                m4_1 |mux_2x1_reg_26    |     3|
|490   |            m16_1    |mux_8x1_16        |    11|
|491   |              m8_0   |mux_4x1_17        |     6|
|492   |                m4_0 |mux_2x1_reg_21    |     2|
|493   |                m4_1 |mux_2x1_reg_22    |     4|
|494   |              m8_1   |mux_4x1_18        |     5|
|495   |                m4_0 |mux_2x1_reg_19    |     2|
|496   |                m4_1 |mux_2x1_reg_20    |     3|
|497   |          m32_1      |mux_16x1_3        |    24|
|498   |            m16_0    |mux_8x1           |    13|
|499   |              m8_0   |mux_4x1_9         |     8|
|500   |                m4_0 |mux_2x1_reg_13    |     2|
|501   |                m4_1 |mux_2x1_reg_14    |     6|
|502   |              m8_1   |mux_4x1_10        |     5|
|503   |                m4_0 |mux_2x1_reg_11    |     2|
|504   |                m4_1 |mux_2x1_reg_12    |     3|
|505   |            m16_1    |mux_8x1_4         |    11|
|506   |              m8_0   |mux_4x1           |     6|
|507   |                m4_0 |mux_2x1_reg_7     |     2|
|508   |                m4_1 |mux_2x1_reg_8     |     4|
|509   |              m8_1   |mux_4x1_5         |     5|
|510   |                m4_0 |mux_2x1_reg       |     2|
|511   |                m4_1 |mux_2x1_reg_6     |     3|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268422 ; free virtual = 425867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268439 ; free virtual = 425884
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 268443 ; free virtual = 425887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 269444 ; free virtual = 426888
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 143 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.559 ; gain = 0.000 ; free physical = 267628 ; free virtual = 425082
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 286 instances were transformed.
  LD => LDCE: 143 instances
  LD => LDCE (inverted pins: G): 143 instances

Synth Design complete, checksum: 6740c7f
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2885.559 ; gain = 29.109 ; free physical = 267883 ; free virtual = 425337
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/util_temp_wrapper_io_reg_max_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/timing_temp_wrapper_io_reg_max_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2968.227 ; gain = 82.668 ; free physical = 268680 ; free virtual = 426135
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/power_temp_wrapper_io_reg_max_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/wrapper_io_reg_max/power_temp_wrapper_io_reg_max_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:06:00 2022...
real 58.82
user 64.52
sys 7.96
