// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1598[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception11618[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<236>;
	.reg .b16 	%rs<81>;
	.reg .b32 	%r<1190>;
	.reg .f32 	%f<845>;
	.reg .b64 	%rd<148>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r135, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r142, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r142, 69887;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd31, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r136, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r143, %r4, %r5;
	or.b32  	%r144, %r143, %r2;
	mul.wide.u32 	%rd37, %r144, 4;
	add.s64 	%rd4, %rd31, %rd37;
	mov.u32 	%r145, 1;
	st.global.u32 	[%rd4], %r145;
	setp.gt.u32 	%p2, %r136, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r137, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r137, %r136;
	setp.gt.s32 	%p4, %r137, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r138, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r146, %r137, %r136;
	and.b32  	%r147, %r146, 255;
	setp.ne.s32 	%p6, %r147, 0;
	setp.gt.u32 	%p7, %r138, 2047;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r139, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r139, %r138;
	setp.gt.s32 	%p10, %r139, 4095;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r148, %r139, %r138;
	add.s32 	%r149, %r148, 3;
	and.b32  	%r150, %r149, 15;
	setp.eq.s32 	%p12, %r150, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r140, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r140, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r141, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r140, %r141;
	setp.lt.s32 	%p15, %r141, 65;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass162
	shl.b32 	%r69, %r5, 1;
	and.b32  	%r156, %r69, 6;
	bfe.u32 	%r78, %r5, 2, 1;
	or.b32  	%r79, %r78, %r156;
	or.b32  	%r80, %r79, 8;
	mov.f32 	%f148, 0f40000000;
	mov.f32 	%f149, 0f427C0000;
	div.approx.f32 	%f86, %f149, %f148;
	cvt.rn.f32.s32 	%f150, %r79;
	sub.f32 	%f151, %f150, %f86;
	mov.f32 	%f180, 0f41800000;
	div.approx.f32 	%f88, %f151, %f180;
	setp.ne.f32 	%p22, %f88, 0f00000000;
	mov.f32 	%f820, 0f3F800000;
	mov.f32 	%f813, %f820;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L558
	sin.approx.f32 	%f181, %f88;
	div.approx.f32 	%f813, %f181, %f88;
$L__BB0_13:                             // %L561
	cvt.rn.f32.s32 	%f184, %r80;
	sub.f32 	%f185, %f184, %f86;
	div.approx.f32 	%f5, %f185, %f180;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f814, %f820;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L578
	sin.approx.f32 	%f215, %f5;
	div.approx.f32 	%f814, %f215, %f5;
$L__BB0_15:                             // %L581
	or.b32  	%r174, %r79, 16;
	or.b32  	%r7, %r79, 24;
	cvt.rn.f32.s32 	%f219, %r174;
	sub.f32 	%f220, %f219, %f86;
	div.approx.f32 	%f9, %f220, %f180;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f815, %f820;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L660
	sin.approx.f32 	%f250, %f9;
	div.approx.f32 	%f815, %f250, %f9;
$L__BB0_17:                             // %L663
	cvt.rn.f32.s32 	%f253, %r7;
	sub.f32 	%f254, %f253, %f86;
	div.approx.f32 	%f14, %f254, %f180;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f816, %f820;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L680
	sin.approx.f32 	%f284, %f14;
	div.approx.f32 	%f816, %f284, %f14;
$L__BB0_19:                             // %L683
	or.b32  	%r192, %r79, 32;
	or.b32  	%r9, %r79, 40;
	cvt.rn.f32.s32 	%f288, %r192;
	sub.f32 	%f289, %f288, %f86;
	div.approx.f32 	%f18, %f289, %f180;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f817, %f820;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L762
	sin.approx.f32 	%f319, %f18;
	div.approx.f32 	%f817, %f319, %f18;
$L__BB0_21:                             // %L765
	cvt.rn.f32.s32 	%f322, %r9;
	sub.f32 	%f323, %f322, %f86;
	div.approx.f32 	%f23, %f323, %f180;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f818, %f820;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L782
	sin.approx.f32 	%f353, %f23;
	div.approx.f32 	%f818, %f353, %f23;
$L__BB0_23:                             // %L785
	or.b32  	%r210, %r79, 48;
	or.b32  	%r11, %r79, 56;
	cvt.rn.f32.s32 	%f357, %r210;
	sub.f32 	%f358, %f357, %f86;
	div.approx.f32 	%f27, %f358, %f180;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f819, %f820;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L864
	sin.approx.f32 	%f388, %f27;
	div.approx.f32 	%f819, %f388, %f27;
$L__BB0_25:                             // %L867
	shr.u32 	%r76, %r5, 1;
	cvt.rn.f32.s32 	%f391, %r11;
	sub.f32 	%f392, %f391, %f86;
	div.approx.f32 	%f32, %f392, %f180;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L884
	sin.approx.f32 	%f422, %f32;
	div.approx.f32 	%f820, %f422, %f32;
$L__BB0_27:                             // %L887
	shr.u32 	%r15, %r5, 3;
	and.b32  	%r16, %r15, 2;
	and.b32  	%r17, %r76, 4;
	or.b32  	%r254, %r78, %r16;
	or.b32  	%r18, %r254, %r17;
	and.b32  	%r255, %r5, 3;
	mul.lo.s32 	%r256, %r255, %r18;
	shl.b32 	%r257, %r256, 1;
	neg.s32 	%r258, %r257;
	cvt.rn.f32.s32 	%f493, %r258;
	mov.f32 	%f494, 0f41000000;
	div.approx.f32 	%f35, %f493, %f494;
	abs.f32 	%f835, %f35;
	setp.lt.f32 	%p79, %f835, 0f40000000;
	@%p79 bra 	$L__BB0_94;
// %bb.28:
	setp.gtu.f32 	%p80, %f835, 0f4B800000;
	@%p80 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_29;
$L__BB0_90:
	mov.b32 	%r82, %f835;
	and.b32  	%r259, %r82, 8388607;
	or.b32  	%r1179, %r259, 1065353216;
	mov.b32 	%f834, %r1179;
	add.s32 	%r260, %r82, -1073741824;
	and.b32  	%r1180, %r260, -8388608;
	setp.eq.s32 	%p86, %r1180, 0;
	@%p86 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i566.preheader
	mov.f32 	%f504, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f503,%f504;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i566
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r261, %r1180, 192937984;
	add.s32 	%r262, %r1179, %r261;
	mov.b32 	%f505, %r262;
	mul.f32 	%f506, %f503, %f505;
	sub.f32 	%f507, %f505, %f506;
	fma.rn.f32 	%f508, %f507, %f503, %f506;
	sub.f32 	%f509, %f505, %f508;
	fma.rz.f32 	%f510, %f509, %f503, %f508;
	cvt.rzi.f32.f32 	%f511, %f510;
	sub.f32 	%f834, %f505, %f511;
	sub.s32 	%r1180, %r1180, %r261;
	mov.b32 	%r1179, %f834;
	setp.ne.s32 	%p87, %r1180, 0;
	setp.ne.s32 	%p88, %r1179, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i568
	setp.gt.u32 	%p90, %r82, 2139095039;
	selp.f32 	%f512, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f513, %f834, 0f34000000;
	mul.f32 	%f835, %f512, %f513;
	bra.uni 	$L__BB0_94;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i545
	div.approx.f32 	%f496, %f835, %f148;
	cvt.rzi.f32.f32 	%f833, %f496;
	fma.rn.f32 	%f90, %f833, 0fC0000000, %f835;
	mov.b32 	%r81, %f90;
	setp.lt.u32 	%p81, %r81, 1073741824;
	@%p81 bra 	$L__BB0_89;
// %bb.30:
	setp.lt.u32 	%p82, %r81, -2147483647;
	@%p82 bra 	$L__BB0_87;
// %bb.31:
	add.f32 	%f501, %f833, 0fBF800000;
	setp.lt.f32 	%p85, %f90, 0fC0000000;
	add.f32 	%f502, %f501, 0fBF800000;
	selp.f32 	%f833, %f502, %f501, %p85;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f833, %f833, 0f3F800000;
	setp.ltu.f32 	%p83, %f90, 0f40800000;
	@%p83 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i549
	add.f32 	%f497, %f833, 0f3F800000;
	fma.rn.f32 	%f499, %f148, 0fC0400000, %f90;
	setp.ge.f32 	%p84, %f499, 0f00000000;
	add.f32 	%f500, %f497, 0f3F800000;
	selp.f32 	%f833, %f500, %f497, %p84;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i552
	fma.rn.f32 	%f835, %f833, 0fC0000000, %f835;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i571
	abs.f32 	%f514, %f835;
	setp.gtu.f32 	%p91, %f514, 0f7F800000;
	@%p91 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r263, %f35;
	and.b32  	%r264, %r263, -2147483648;
	mov.b32 	%r265, %f835;
	or.b32  	%r266, %r264, %r265;
	mov.b32 	%f835, %r266;
$L__BB0_96:                             // %__nv_fmodf.exit572
	mov.u32 	%r275, -8;
	sub.s32 	%r276, %r275, %r156;
	mul.lo.s32 	%r277, %r18, %r276;
	cvt.rn.f32.s32 	%f545, %r277;
	div.approx.f32 	%f106, %f545, %f494;
	abs.f32 	%f823, %f106;
	setp.lt.f32 	%p99, %f823, 0f40000000;
	@%p99 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p100, %f823, 0f4B800000;
	@%p100 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r20, %f823;
	and.b32  	%r278, %r20, 8388607;
	or.b32  	%r1169, %r278, 1065353216;
	mov.b32 	%f822, %r1169;
	add.s32 	%r279, %r20, -1073741824;
	and.b32  	%r1170, %r279, -8388608;
	setp.eq.s32 	%p106, %r1170, 0;
	@%p106 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f556, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f555,%f556;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r280, %r1170, 192937984;
	add.s32 	%r281, %r1169, %r280;
	mov.b32 	%f557, %r281;
	mul.f32 	%f558, %f555, %f557;
	sub.f32 	%f559, %f557, %f558;
	fma.rn.f32 	%f560, %f559, %f555, %f558;
	sub.f32 	%f561, %f557, %f560;
	fma.rz.f32 	%f562, %f561, %f555, %f560;
	cvt.rzi.f32.f32 	%f563, %f562;
	sub.f32 	%f822, %f557, %f563;
	sub.s32 	%r1170, %r1170, %r280;
	mov.b32 	%r1169, %f822;
	setp.ne.s32 	%p107, %r1170, 0;
	setp.ne.s32 	%p108, %r1169, 0;
	and.pred  	%p109, %p107, %p108;
	@%p109 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p110, %r20, 2139095039;
	selp.f32 	%f564, 0f7FFFFFFF, 0f4B800000, %p110;
	mul.f32 	%f565, %f822, 0f34000000;
	mul.f32 	%f823, %f564, %f565;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f548, %f823, %f148;
	cvt.rzi.f32.f32 	%f821, %f548;
	fma.rn.f32 	%f38, %f821, 0fC0000000, %f823;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p101, %r19, 1073741824;
	@%p101 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p102, %r19, -2147483647;
	@%p102 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f553, %f821, 0fBF800000;
	setp.lt.f32 	%p105, %f38, 0fC0000000;
	add.f32 	%f554, %f553, 0fBF800000;
	selp.f32 	%f821, %f554, %f553, %p105;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f821, %f821, 0f3F800000;
	setp.ltu.f32 	%p103, %f38, 0f40800000;
	@%p103 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f549, %f821, 0f3F800000;
	fma.rn.f32 	%f551, %f148, 0fC0400000, %f38;
	setp.ge.f32 	%p104, %f551, 0f00000000;
	add.f32 	%f552, %f549, 0f3F800000;
	selp.f32 	%f821, %f552, %f549, %p104;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f823, %f821, 0fC0000000, %f823;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f177, 0f00000000;
	abs.f32 	%f566, %f823;
	setp.gtu.f32 	%p111, %f566, 0f7F800000;
	@%p111 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r282, %f106;
	and.b32  	%r283, %r282, -2147483648;
	mov.b32 	%r284, %f823;
	or.b32  	%r285, %r283, %r284;
	mov.b32 	%f823, %r285;
$L__BB0_45:                             // %__nv_fmodf.exit
	bfe.s32 	%r306, %r5, 2, 1;
	or.b32  	%r307, %r16, %r17;
	div.approx.f32 	%f52, %f177, %f180;
	abs.f32 	%f839, %f52;
	setp.lt.f32 	%p119, %f839, 0f40000000;
	@%p119 bra 	$L__BB0_104;
// %bb.46:
	setp.gtu.f32 	%p120, %f839, 0f4B800000;
	@%p120 bra 	$L__BB0_100;
	bra.uni 	$L__BB0_47;
$L__BB0_100:
	mov.b32 	%r91, %f839;
	and.b32  	%r308, %r91, 8388607;
	or.b32  	%r1181, %r308, 1065353216;
	mov.b32 	%f838, %r1181;
	add.s32 	%r309, %r91, -1073741824;
	and.b32  	%r1182, %r309, -8388608;
	setp.eq.s32 	%p126, %r1182, 0;
	@%p126 bra 	$L__BB0_103;
// %bb.101:                             // %__nv_fmaf_rn.exit4.i.i.i597.preheader
	mov.f32 	%f609, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f608,%f609;
	// end inline asm
$L__BB0_102:                            // %__nv_fmaf_rn.exit4.i.i.i597
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r310, %r1182, 192937984;
	add.s32 	%r311, %r1181, %r310;
	mov.b32 	%f610, %r311;
	mul.f32 	%f611, %f608, %f610;
	sub.f32 	%f612, %f610, %f611;
	fma.rn.f32 	%f613, %f612, %f608, %f611;
	sub.f32 	%f614, %f610, %f613;
	fma.rz.f32 	%f615, %f614, %f608, %f613;
	cvt.rzi.f32.f32 	%f616, %f615;
	sub.f32 	%f838, %f610, %f616;
	sub.s32 	%r1182, %r1182, %r310;
	mov.b32 	%r1181, %f838;
	setp.ne.s32 	%p127, %r1182, 0;
	setp.ne.s32 	%p128, %r1181, 0;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_102;
$L__BB0_103:                            // %__internal_fmodf_slowpath_mod.exit.i.i599
	setp.gt.u32 	%p130, %r91, 2139095039;
	selp.f32 	%f617, 0f7FFFFFFF, 0f4B800000, %p130;
	mul.f32 	%f618, %f838, 0f34000000;
	mul.f32 	%f839, %f617, %f618;
	bra.uni 	$L__BB0_104;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i576
	div.approx.f32 	%f601, %f839, %f148;
	cvt.rzi.f32.f32 	%f837, %f601;
	fma.rn.f32 	%f109, %f837, 0fC0000000, %f839;
	mov.b32 	%r90, %f109;
	setp.lt.u32 	%p121, %r90, 1073741824;
	@%p121 bra 	$L__BB0_99;
// %bb.48:
	setp.lt.u32 	%p122, %r90, -2147483647;
	@%p122 bra 	$L__BB0_97;
// %bb.49:
	add.f32 	%f606, %f837, 0fBF800000;
	setp.lt.f32 	%p125, %f109, 0fC0000000;
	add.f32 	%f607, %f606, 0fBF800000;
	selp.f32 	%f837, %f607, %f606, %p125;
	bra.uni 	$L__BB0_99;
$L__BB0_97:
	add.f32 	%f837, %f837, 0f3F800000;
	setp.ltu.f32 	%p123, %f109, 0f40800000;
	@%p123 bra 	$L__BB0_99;
// %bb.98:                              // %__nv_fmaf_rn.exit.i.i.i580
	add.f32 	%f602, %f837, 0f3F800000;
	fma.rn.f32 	%f604, %f148, 0fC0400000, %f109;
	setp.ge.f32 	%p124, %f604, 0f00000000;
	add.f32 	%f605, %f602, 0f3F800000;
	selp.f32 	%f837, %f605, %f602, %p124;
$L__BB0_99:                             // %__internal_fmodf_fastpath_quot.exit.i.i583
	fma.rn.f32 	%f839, %f837, 0fC0000000, %f839;
$L__BB0_104:                            // %__internal_fmodf_kernel.exit.i602
	sub.s32 	%r32, %r306, %r307;
	abs.f32 	%f619, %f839;
	setp.gtu.f32 	%p131, %f619, 0f7F800000;
	@%p131 bra 	$L__BB0_106;
// %bb.105:
	mov.b32 	%r312, %f52;
	and.b32  	%r313, %r312, -2147483648;
	mov.b32 	%r314, %f839;
	or.b32  	%r315, %r313, %r314;
	mov.b32 	%f839, %r315;
$L__BB0_106:                            // %__nv_fmodf.exit603
	shl.b32 	%r324, %r32, 1;
	cvt.rn.f32.s32 	%f650, %r324;
	div.approx.f32 	%f125, %f650, %f180;
	abs.f32 	%f827, %f125;
	setp.lt.f32 	%p139, %f827, 0f40000000;
	@%p139 bra 	$L__BB0_61;
// %bb.50:
	setp.gtu.f32 	%p140, %f827, 0f4B800000;
	@%p140 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r34, %f827;
	and.b32  	%r325, %r34, 8388607;
	or.b32  	%r1171, %r325, 1065353216;
	mov.b32 	%f826, %r1171;
	add.s32 	%r326, %r34, -1073741824;
	and.b32  	%r1172, %r326, -8388608;
	setp.eq.s32 	%p146, %r1172, 0;
	@%p146 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i504.preheader
	mov.f32 	%f661, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f660,%f661;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i504
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r327, %r1172, 192937984;
	add.s32 	%r328, %r1171, %r327;
	mov.b32 	%f662, %r328;
	mul.f32 	%f663, %f660, %f662;
	sub.f32 	%f664, %f662, %f663;
	fma.rn.f32 	%f665, %f664, %f660, %f663;
	sub.f32 	%f666, %f662, %f665;
	fma.rz.f32 	%f667, %f666, %f660, %f665;
	cvt.rzi.f32.f32 	%f668, %f667;
	sub.f32 	%f826, %f662, %f668;
	sub.s32 	%r1172, %r1172, %r327;
	mov.b32 	%r1171, %f826;
	setp.ne.s32 	%p147, %r1172, 0;
	setp.ne.s32 	%p148, %r1171, 0;
	and.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i506
	setp.gt.u32 	%p150, %r34, 2139095039;
	selp.f32 	%f669, 0f7FFFFFFF, 0f4B800000, %p150;
	mul.f32 	%f670, %f826, 0f34000000;
	mul.f32 	%f827, %f669, %f670;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i483
	div.approx.f32 	%f653, %f827, %f148;
	cvt.rzi.f32.f32 	%f825, %f653;
	fma.rn.f32 	%f55, %f825, 0fC0000000, %f827;
	mov.b32 	%r33, %f55;
	setp.lt.u32 	%p141, %r33, 1073741824;
	@%p141 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p142, %r33, -2147483647;
	@%p142 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f658, %f825, 0fBF800000;
	setp.lt.f32 	%p145, %f55, 0fC0000000;
	add.f32 	%f659, %f658, 0fBF800000;
	selp.f32 	%f825, %f659, %f658, %p145;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f825, %f825, 0f3F800000;
	setp.ltu.f32 	%p143, %f55, 0f40800000;
	@%p143 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i487
	add.f32 	%f654, %f825, 0f3F800000;
	fma.rn.f32 	%f656, %f148, 0fC0400000, %f55;
	setp.ge.f32 	%p144, %f656, 0f00000000;
	add.f32 	%f657, %f654, 0f3F800000;
	selp.f32 	%f825, %f657, %f654, %p144;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i490
	fma.rn.f32 	%f827, %f825, 0fC0000000, %f827;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i509
	abs.f32 	%f671, %f827;
	setp.gtu.f32 	%p151, %f671, 0f7F800000;
	@%p151 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r329, %f125;
	and.b32  	%r330, %r329, -2147483648;
	mov.b32 	%r331, %f827;
	or.b32  	%r332, %r330, %r331;
	mov.b32 	%f827, %r332;
$L__BB0_63:                             // %__nv_fmodf.exit510
	div.approx.f32 	%f69, %f177, %f148;
	abs.f32 	%f843, %f69;
	setp.lt.f32 	%p159, %f843, 0f40000000;
	@%p159 bra 	$L__BB0_114;
// %bb.64:
	setp.gtu.f32 	%p160, %f843, 0f4B800000;
	@%p160 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_65;
$L__BB0_110:
	mov.b32 	%r99, %f843;
	and.b32  	%r348, %r99, 8388607;
	or.b32  	%r1183, %r348, 1065353216;
	mov.b32 	%f842, %r1183;
	add.s32 	%r349, %r99, -1073741824;
	and.b32  	%r1184, %r349, -8388608;
	setp.eq.s32 	%p166, %r1184, 0;
	@%p166 bra 	$L__BB0_113;
// %bb.111:                             // %__nv_fmaf_rn.exit4.i.i.i628.preheader
	mov.f32 	%f714, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f713,%f714;
	// end inline asm
$L__BB0_112:                            // %__nv_fmaf_rn.exit4.i.i.i628
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r350, %r1184, 192937984;
	add.s32 	%r351, %r1183, %r350;
	mov.b32 	%f715, %r351;
	mul.f32 	%f716, %f713, %f715;
	sub.f32 	%f717, %f715, %f716;
	fma.rn.f32 	%f718, %f717, %f713, %f716;
	sub.f32 	%f719, %f715, %f718;
	fma.rz.f32 	%f720, %f719, %f713, %f718;
	cvt.rzi.f32.f32 	%f721, %f720;
	sub.f32 	%f842, %f715, %f721;
	sub.s32 	%r1184, %r1184, %r350;
	mov.b32 	%r1183, %f842;
	setp.ne.s32 	%p167, %r1184, 0;
	setp.ne.s32 	%p168, %r1183, 0;
	and.pred  	%p169, %p167, %p168;
	@%p169 bra 	$L__BB0_112;
$L__BB0_113:                            // %__internal_fmodf_slowpath_mod.exit.i.i630
	setp.gt.u32 	%p170, %r99, 2139095039;
	selp.f32 	%f722, 0f7FFFFFFF, 0f4B800000, %p170;
	mul.f32 	%f723, %f842, 0f34000000;
	mul.f32 	%f843, %f722, %f723;
	bra.uni 	$L__BB0_114;
$L__BB0_65:                             // %__nv_fast_fdividef.exit.i.i.i607
	div.approx.f32 	%f706, %f843, %f148;
	cvt.rzi.f32.f32 	%f841, %f706;
	fma.rn.f32 	%f128, %f841, 0fC0000000, %f843;
	mov.b32 	%r98, %f128;
	setp.lt.u32 	%p161, %r98, 1073741824;
	@%p161 bra 	$L__BB0_109;
// %bb.66:
	setp.lt.u32 	%p162, %r98, -2147483647;
	@%p162 bra 	$L__BB0_107;
// %bb.67:
	add.f32 	%f711, %f841, 0fBF800000;
	setp.lt.f32 	%p165, %f128, 0fC0000000;
	add.f32 	%f712, %f711, 0fBF800000;
	selp.f32 	%f841, %f712, %f711, %p165;
	bra.uni 	$L__BB0_109;
$L__BB0_107:
	add.f32 	%f841, %f841, 0f3F800000;
	setp.ltu.f32 	%p163, %f128, 0f40800000;
	@%p163 bra 	$L__BB0_109;
// %bb.108:                             // %__nv_fmaf_rn.exit.i.i.i611
	add.f32 	%f707, %f841, 0f3F800000;
	fma.rn.f32 	%f709, %f148, 0fC0400000, %f128;
	setp.ge.f32 	%p164, %f709, 0f00000000;
	add.f32 	%f710, %f707, 0f3F800000;
	selp.f32 	%f841, %f710, %f707, %p164;
$L__BB0_109:                            // %__internal_fmodf_fastpath_quot.exit.i.i614
	fma.rn.f32 	%f843, %f841, 0fC0000000, %f843;
$L__BB0_114:                            // %__internal_fmodf_kernel.exit.i633
	shl.b32 	%r31, %r5, 29;
	abs.f32 	%f724, %f843;
	setp.gtu.f32 	%p171, %f724, 0f7F800000;
	@%p171 bra 	$L__BB0_116;
// %bb.115:
	mov.b32 	%r352, %f69;
	and.b32  	%r353, %r352, -2147483648;
	mov.b32 	%r354, %f843;
	or.b32  	%r355, %r353, %r354;
	mov.b32 	%f843, %r355;
$L__BB0_116:                            // %__nv_fmodf.exit634
	shr.s32 	%r364, %r31, 30;
	and.b32  	%r365, %r364, -2;
	cvt.rn.f32.s32 	%f757, %r365;
	div.approx.f32 	%f145, %f757, %f148;
	abs.f32 	%f831, %f145;
	setp.lt.f32 	%p180, %f831, 0f40000000;
	@%p180 bra 	$L__BB0_79;
// %bb.68:
	setp.gtu.f32 	%p181, %f831, 0f4B800000;
	@%p181 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_69;
$L__BB0_75:
	mov.b32 	%r47, %f831;
	and.b32  	%r366, %r47, 8388607;
	or.b32  	%r1173, %r366, 1065353216;
	mov.b32 	%f830, %r1173;
	add.s32 	%r367, %r47, -1073741824;
	and.b32  	%r1174, %r367, -8388608;
	setp.eq.s32 	%p187, %r1174, 0;
	@%p187 bra 	$L__BB0_78;
// %bb.76:                              // %__nv_fmaf_rn.exit4.i.i.i535.preheader
	mov.f32 	%f768, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f767,%f768;
	// end inline asm
$L__BB0_77:                             // %__nv_fmaf_rn.exit4.i.i.i535
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r368, %r1174, 192937984;
	add.s32 	%r369, %r1173, %r368;
	mov.b32 	%f769, %r369;
	mul.f32 	%f770, %f767, %f769;
	sub.f32 	%f771, %f769, %f770;
	fma.rn.f32 	%f772, %f771, %f767, %f770;
	sub.f32 	%f773, %f769, %f772;
	fma.rz.f32 	%f774, %f773, %f767, %f772;
	cvt.rzi.f32.f32 	%f775, %f774;
	sub.f32 	%f830, %f769, %f775;
	sub.s32 	%r1174, %r1174, %r368;
	mov.b32 	%r1173, %f830;
	setp.ne.s32 	%p188, %r1174, 0;
	setp.ne.s32 	%p189, %r1173, 0;
	and.pred  	%p190, %p188, %p189;
	@%p190 bra 	$L__BB0_77;
$L__BB0_78:                             // %__internal_fmodf_slowpath_mod.exit.i.i537
	setp.gt.u32 	%p191, %r47, 2139095039;
	selp.f32 	%f776, 0f7FFFFFFF, 0f4B800000, %p191;
	mul.f32 	%f777, %f830, 0f34000000;
	mul.f32 	%f831, %f776, %f777;
	bra.uni 	$L__BB0_79;
$L__BB0_69:                             // %__nv_fast_fdividef.exit.i.i.i514
	div.approx.f32 	%f760, %f831, %f148;
	cvt.rzi.f32.f32 	%f829, %f760;
	fma.rn.f32 	%f72, %f829, 0fC0000000, %f831;
	mov.b32 	%r46, %f72;
	setp.lt.u32 	%p182, %r46, 1073741824;
	@%p182 bra 	$L__BB0_74;
// %bb.70:
	setp.lt.u32 	%p183, %r46, -2147483647;
	@%p183 bra 	$L__BB0_72;
// %bb.71:
	add.f32 	%f765, %f829, 0fBF800000;
	setp.lt.f32 	%p186, %f72, 0fC0000000;
	add.f32 	%f766, %f765, 0fBF800000;
	selp.f32 	%f829, %f766, %f765, %p186;
	bra.uni 	$L__BB0_74;
$L__BB0_72:
	add.f32 	%f829, %f829, 0f3F800000;
	setp.ltu.f32 	%p184, %f72, 0f40800000;
	@%p184 bra 	$L__BB0_74;
// %bb.73:                              // %__nv_fmaf_rn.exit.i.i.i518
	add.f32 	%f761, %f829, 0f3F800000;
	fma.rn.f32 	%f763, %f148, 0fC0400000, %f72;
	setp.ge.f32 	%p185, %f763, 0f00000000;
	add.f32 	%f764, %f761, 0f3F800000;
	selp.f32 	%f829, %f764, %f761, %p185;
$L__BB0_74:                             // %__internal_fmodf_fastpath_quot.exit.i.i521
	fma.rn.f32 	%f831, %f829, 0fC0000000, %f831;
$L__BB0_79:                             // %__internal_fmodf_kernel.exit.i540
	abs.f32 	%f778, %f831;
	setp.gtu.f32 	%p192, %f778, 0f7F800000;
	@%p192 bra 	$L__BB0_81;
// %bb.80:
	mov.b32 	%r370, %f145;
	and.b32  	%r371, %r370, -2147483648;
	mov.b32 	%r372, %f831;
	or.b32  	%r373, %r371, %r372;
	mov.b32 	%f831, %r373;
$L__BB0_81:                             // %__nv_fmodf.exit541
	setp.le.s32 	%p200, %r137, %r136;
	mov.u32 	%r1167, 0;
	@%p200 bra 	$L__BB0_119;
// %bb.82:                              // %L1384.lr.ph
	mov.f32 	%f152, 0f42820000;
	mul.lo.s32 	%r234, %r79, 15;
	div.approx.f32 	%f153, %f151, %f152;
	div.approx.f32 	%f187, %f185, %f152;
	div.approx.f32 	%f222, %f220, %f152;
	div.approx.f32 	%f256, %f254, %f152;
	div.approx.f32 	%f291, %f289, %f152;
	div.approx.f32 	%f325, %f323, %f152;
	div.approx.f32 	%f360, %f358, %f152;
	div.approx.f32 	%f394, %f392, %f152;
	add.s32 	%r244, %r234, 24;
	abs.f32 	%f154, %f153;
	abs.f32 	%f188, %f187;
	abs.f32 	%f223, %f222;
	abs.f32 	%f257, %f256;
	abs.f32 	%f292, %f291;
	abs.f32 	%f326, %f325;
	abs.f32 	%f361, %f360;
	abs.f32 	%f395, %f394;
	and.b32  	%r235, %r234, 31;
	and.b32  	%r245, %r244, 31;
	setp.gt.f32 	%p17, %f154, 0f4B800000;
	mul.f32 	%f155, %f153, 0f00000000;
	setp.gt.f32 	%p23, %f188, 0f4B800000;
	mul.f32 	%f189, %f187, 0f00000000;
	setp.gt.f32 	%p29, %f223, 0f4B800000;
	mul.f32 	%f224, %f222, 0f00000000;
	setp.gt.f32 	%p35, %f257, 0f4B800000;
	mul.f32 	%f258, %f256, 0f00000000;
	setp.gt.f32 	%p41, %f292, 0f4B800000;
	mul.f32 	%f293, %f291, 0f00000000;
	setp.gt.f32 	%p47, %f326, 0f4B800000;
	mul.f32 	%f327, %f325, 0f00000000;
	setp.gt.f32 	%p53, %f361, 0f4B800000;
	mul.f32 	%f362, %f360, 0f00000000;
	setp.gt.f32 	%p59, %f395, 0f4B800000;
	mul.f32 	%f396, %f394, 0f00000000;
	cvt.rn.f32.s32 	%f425, %r235;
	cvt.rn.f32.s32 	%f460, %r245;
	selp.f32 	%f156, %f155, %f153, %p17;
	selp.f32 	%f190, %f189, %f187, %p23;
	selp.f32 	%f225, %f224, %f222, %p29;
	selp.f32 	%f259, %f258, %f256, %p35;
	selp.f32 	%f294, %f293, %f291, %p41;
	selp.f32 	%f328, %f327, %f325, %p47;
	selp.f32 	%f363, %f362, %f360, %p53;
	selp.f32 	%f397, %f396, %f394, %p59;
	div.approx.f32 	%f427, %f425, %f180;
	div.approx.f32 	%f461, %f460, %f180;
	add.f32 	%f157, %f156, %f156;
	add.f32 	%f191, %f190, %f190;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f260, %f259, %f259;
	add.f32 	%f295, %f294, %f294;
	add.f32 	%f329, %f328, %f328;
	add.f32 	%f364, %f363, %f363;
	add.f32 	%f398, %f397, %f397;
	add.f32 	%f428, %f427, %f427;
	add.f32 	%f462, %f461, %f461;
	add.f32 	%f515, %f835, %f835;
	add.f32 	%f567, %f823, %f823;
	mov.b32 	%r157, %f157;
	mov.b32 	%r164, %f191;
	mov.b32 	%r175, %f226;
	mov.b32 	%r182, %f260;
	mov.b32 	%r193, %f295;
	mov.b32 	%r200, %f329;
	mov.b32 	%r211, %f364;
	mov.b32 	%r218, %f398;
	mov.b32 	%r236, %f428;
	mov.b32 	%r246, %f462;
	mov.b32 	%r267, %f515;
	mov.b32 	%r298, %f567;
	and.b32  	%r158, %r157, -2147483648;
	and.b32  	%r165, %r164, -2147483648;
	and.b32  	%r176, %r175, -2147483648;
	and.b32  	%r183, %r182, -2147483648;
	and.b32  	%r194, %r193, -2147483648;
	and.b32  	%r201, %r200, -2147483648;
	and.b32  	%r212, %r211, -2147483648;
	and.b32  	%r219, %r218, -2147483648;
	and.b32  	%r237, %r236, -2147483648;
	and.b32  	%r247, %r246, -2147483648;
	and.b32  	%r268, %r267, -2147483648;
	and.b32  	%r299, %r298, -2147483648;
	add.f32 	%f620, %f839, %f839;
	add.f32 	%f672, %f827, %f827;
	or.b32  	%r159, %r158, 1056964608;
	or.b32  	%r166, %r165, 1056964608;
	or.b32  	%r177, %r176, 1056964608;
	or.b32  	%r184, %r183, 1056964608;
	or.b32  	%r195, %r194, 1056964608;
	or.b32  	%r202, %r201, 1056964608;
	or.b32  	%r213, %r212, 1056964608;
	or.b32  	%r220, %r219, 1056964608;
	or.b32  	%r238, %r237, 1056964608;
	or.b32  	%r248, %r247, 1056964608;
	or.b32  	%r269, %r268, 1056964608;
	or.b32  	%r300, %r299, 1056964608;
	mov.b32 	%r316, %f620;
	mov.b32 	%r339, %f672;
	add.f32 	%f725, %f843, %f843;
	mov.b32 	%f158, %r159;
	mov.b32 	%f192, %r166;
	mov.b32 	%f227, %r177;
	mov.b32 	%f261, %r184;
	mov.b32 	%f296, %r195;
	mov.b32 	%f330, %r202;
	mov.b32 	%f365, %r213;
	mov.b32 	%f399, %r220;
	mov.b32 	%f429, %r238;
	mov.b32 	%f463, %r248;
	mov.b32 	%f516, %r269;
	mov.b32 	%f568, %r300;
	and.b32  	%r317, %r316, -2147483648;
	and.b32  	%r340, %r339, -2147483648;
	mov.b32 	%r356, %f725;
	add.f32 	%f159, %f157, %f158;
	abs.f32 	%f161, %f157;
	add.f32 	%f193, %f191, %f192;
	abs.f32 	%f195, %f191;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f262, %f260, %f261;
	abs.f32 	%f264, %f260;
	add.f32 	%f297, %f295, %f296;
	abs.f32 	%f299, %f295;
	add.f32 	%f331, %f329, %f330;
	abs.f32 	%f333, %f329;
	add.f32 	%f366, %f364, %f365;
	abs.f32 	%f368, %f364;
	add.f32 	%f400, %f398, %f399;
	abs.f32 	%f402, %f398;
	add.f32 	%f430, %f428, %f429;
	abs.f32 	%f432, %f428;
	add.f32 	%f464, %f462, %f463;
	abs.f32 	%f466, %f462;
	add.f32 	%f517, %f515, %f516;
	abs.f32 	%f519, %f515;
	add.f32 	%f569, %f567, %f568;
	abs.f32 	%f571, %f567;
	or.b32  	%r318, %r317, 1056964608;
	or.b32  	%r341, %r340, 1056964608;
	and.b32  	%r357, %r356, -2147483648;
	cvt.rzi.f32.f32 	%f160, %f159;
	setp.gt.f32 	%p18, %f161, 0f4B000000;
	cvt.rzi.f32.f32 	%f194, %f193;
	setp.gt.f32 	%p24, %f195, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p30, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f263, %f262;
	setp.gt.f32 	%p36, %f264, 0f4B000000;
	cvt.rzi.f32.f32 	%f298, %f297;
	setp.gt.f32 	%p42, %f299, 0f4B000000;
	cvt.rzi.f32.f32 	%f332, %f331;
	setp.gt.f32 	%p48, %f333, 0f4B000000;
	cvt.rzi.f32.f32 	%f367, %f366;
	setp.gt.f32 	%p54, %f368, 0f4B000000;
	cvt.rzi.f32.f32 	%f401, %f400;
	setp.gt.f32 	%p60, %f402, 0f4B000000;
	cvt.rzi.f32.f32 	%f431, %f430;
	setp.gt.f32 	%p65, %f432, 0f4B000000;
	cvt.rzi.f32.f32 	%f465, %f464;
	setp.gt.f32 	%p72, %f466, 0f4B000000;
	cvt.rzi.f32.f32 	%f518, %f517;
	setp.gt.f32 	%p92, %f519, 0f4B000000;
	cvt.rzi.f32.f32 	%f570, %f569;
	setp.gt.f32 	%p112, %f571, 0f4B000000;
	mov.b32 	%f621, %r318;
	mov.b32 	%f673, %r341;
	or.b32  	%r358, %r357, 1056964608;
	selp.f32 	%f162, %f157, %f160, %p18;
	cvt.rzi.f32.f32 	%f163, %f157;
	setp.lt.f32 	%p19, %f161, 0f3F000000;
	selp.f32 	%f196, %f191, %f194, %p24;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p25, %f195, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p30;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p31, %f230, 0f3F000000;
	selp.f32 	%f265, %f260, %f263, %p36;
	cvt.rzi.f32.f32 	%f266, %f260;
	setp.lt.f32 	%p37, %f264, 0f3F000000;
	selp.f32 	%f300, %f295, %f298, %p42;
	cvt.rzi.f32.f32 	%f301, %f295;
	setp.lt.f32 	%p43, %f299, 0f3F000000;
	selp.f32 	%f334, %f329, %f332, %p48;
	cvt.rzi.f32.f32 	%f335, %f329;
	setp.lt.f32 	%p49, %f333, 0f3F000000;
	selp.f32 	%f369, %f364, %f367, %p54;
	cvt.rzi.f32.f32 	%f370, %f364;
	setp.lt.f32 	%p55, %f368, 0f3F000000;
	selp.f32 	%f403, %f398, %f401, %p60;
	cvt.rzi.f32.f32 	%f404, %f398;
	setp.lt.f32 	%p61, %f402, 0f3F000000;
	selp.f32 	%f433, %f428, %f431, %p65;
	cvt.rzi.f32.f32 	%f434, %f428;
	setp.lt.f32 	%p66, %f432, 0f3F000000;
	selp.f32 	%f467, %f462, %f465, %p72;
	cvt.rzi.f32.f32 	%f468, %f462;
	setp.lt.f32 	%p73, %f466, 0f3F000000;
	selp.f32 	%f520, %f515, %f518, %p92;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p93, %f519, 0f3F000000;
	selp.f32 	%f572, %f567, %f570, %p112;
	cvt.rzi.f32.f32 	%f573, %f567;
	setp.lt.f32 	%p113, %f571, 0f3F000000;
	add.f32 	%f622, %f620, %f621;
	abs.f32 	%f624, %f620;
	add.f32 	%f674, %f672, %f673;
	abs.f32 	%f676, %f672;
	mov.b32 	%f726, %r358;
	selp.f32 	%f164, %f163, %f162, %p19;
	selp.f32 	%f198, %f197, %f196, %p25;
	selp.f32 	%f233, %f232, %f231, %p31;
	selp.f32 	%f267, %f266, %f265, %p37;
	selp.f32 	%f302, %f301, %f300, %p43;
	selp.f32 	%f336, %f335, %f334, %p49;
	selp.f32 	%f371, %f370, %f369, %p55;
	selp.f32 	%f405, %f404, %f403, %p61;
	selp.f32 	%f435, %f434, %f433, %p66;
	selp.f32 	%f469, %f468, %f467, %p73;
	selp.f32 	%f522, %f521, %f520, %p93;
	selp.f32 	%f574, %f573, %f572, %p113;
	cvt.rzi.f32.f32 	%f623, %f622;
	setp.gt.f32 	%p132, %f624, 0f4B000000;
	cvt.rzi.f32.f32 	%f675, %f674;
	setp.gt.f32 	%p152, %f676, 0f4B000000;
	add.f32 	%f727, %f725, %f726;
	abs.f32 	%f729, %f725;
	fma.rn.f32 	%f165, %f164, 0fBF000000, %f156;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f190;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f268, %f267, 0fBF000000, %f259;
	fma.rn.f32 	%f303, %f302, 0fBF000000, %f294;
	fma.rn.f32 	%f337, %f336, 0fBF000000, %f328;
	fma.rn.f32 	%f372, %f371, 0fBF000000, %f363;
	fma.rn.f32 	%f406, %f405, 0fBF000000, %f397;
	fma.rn.f32 	%f436, %f435, 0fBF000000, %f427;
	fma.rn.f32 	%f470, %f469, 0fBF000000, %f461;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f835;
	fma.rn.f32 	%f575, %f574, 0fBF000000, %f823;
	selp.f32 	%f625, %f620, %f623, %p132;
	cvt.rzi.f32.f32 	%f626, %f620;
	setp.lt.f32 	%p133, %f624, 0f3F000000;
	selp.f32 	%f677, %f672, %f675, %p152;
	cvt.rzi.f32.f32 	%f678, %f672;
	setp.lt.f32 	%p153, %f676, 0f3F000000;
	cvt.rzi.f32.f32 	%f728, %f727;
	setp.gt.f32 	%p173, %f729, 0f4B000000;
	mul.f32 	%f166, %f165, %f165;
	mul.f32 	%f200, %f199, %f199;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f269, %f268, %f268;
	mul.f32 	%f304, %f303, %f303;
	mul.f32 	%f338, %f337, %f337;
	mul.f32 	%f373, %f372, %f372;
	mul.f32 	%f407, %f406, %f406;
	mul.f32 	%f437, %f436, %f436;
	mul.f32 	%f471, %f470, %f470;
	mul.f32 	%f524, %f523, %f523;
	mul.f32 	%f576, %f575, %f575;
	selp.f32 	%f627, %f626, %f625, %p133;
	selp.f32 	%f679, %f678, %f677, %p153;
	selp.f32 	%f730, %f725, %f728, %p173;
	cvt.rzi.f32.f32 	%f731, %f725;
	setp.lt.f32 	%p174, %f729, 0f3F000000;
	cvt.rzi.s32.f32 	%r160, %f164;
	fma.rn.f32 	%f167, %f166, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f168, %f166, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r167, %f198;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r178, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r185, %f267;
	fma.rn.f32 	%f270, %f269, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f271, %f269, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r196, %f302;
	fma.rn.f32 	%f305, %f304, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f306, %f304, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r203, %f336;
	fma.rn.f32 	%f339, %f338, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f340, %f338, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r214, %f371;
	fma.rn.f32 	%f374, %f373, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f375, %f373, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r221, %f405;
	fma.rn.f32 	%f408, %f407, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f409, %f407, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f438, %f437, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f439, %f437, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f472, %f471, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f473, %f471, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f577, %f576, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f578, %f576, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f628, %f627, 0fBF000000, %f839;
	fma.rn.f32 	%f680, %f679, 0fBF000000, %f827;
	selp.f32 	%f732, %f731, %f730, %p174;
	add.s32 	%r161, %r160, 1;
	fma.rn.f32 	%f169, %f167, %f166, 0fC0A55DF6;
	fma.rn.f32 	%f170, %f168, %f166, 0f4081E0CF;
	fma.rn.f32 	%f171, %f166, %f165, 0f00000000;
	add.s32 	%r168, %r167, 1;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	add.s32 	%r179, %r178, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r186, %r185, 1;
	fma.rn.f32 	%f272, %f270, %f269, 0fC0A55DF6;
	fma.rn.f32 	%f273, %f271, %f269, 0f4081E0CF;
	fma.rn.f32 	%f274, %f269, %f268, 0f00000000;
	add.s32 	%r197, %r196, 1;
	fma.rn.f32 	%f307, %f305, %f304, 0fC0A55DF6;
	fma.rn.f32 	%f308, %f306, %f304, 0f4081E0CF;
	fma.rn.f32 	%f309, %f304, %f303, 0f00000000;
	add.s32 	%r204, %r203, 1;
	fma.rn.f32 	%f341, %f339, %f338, 0fC0A55DF6;
	fma.rn.f32 	%f342, %f340, %f338, 0f4081E0CF;
	fma.rn.f32 	%f343, %f338, %f337, 0f00000000;
	add.s32 	%r215, %r214, 1;
	fma.rn.f32 	%f376, %f374, %f373, 0fC0A55DF6;
	fma.rn.f32 	%f377, %f375, %f373, 0f4081E0CF;
	fma.rn.f32 	%f378, %f373, %f372, 0f00000000;
	add.s32 	%r222, %r221, 1;
	fma.rn.f32 	%f410, %f408, %f407, 0fC0A55DF6;
	fma.rn.f32 	%f411, %f409, %f407, 0f4081E0CF;
	fma.rn.f32 	%f412, %f407, %f406, 0f00000000;
	cvt.rzi.s32.f32 	%r239, %f435;
	fma.rn.f32 	%f440, %f438, %f437, 0fC0A55DF6;
	fma.rn.f32 	%f441, %f439, %f437, 0f4081E0CF;
	fma.rn.f32 	%f442, %f437, %f436, 0f00000000;
	cvt.rzi.s32.f32 	%r249, %f469;
	fma.rn.f32 	%f474, %f472, %f471, 0fC0A55DF6;
	fma.rn.f32 	%f475, %f473, %f471, 0f4081E0CF;
	fma.rn.f32 	%f476, %f471, %f470, 0f00000000;
	cvt.rzi.s32.f32 	%r270, %f522;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	cvt.rzi.s32.f32 	%r301, %f574;
	fma.rn.f32 	%f579, %f577, %f576, 0fC0A55DF6;
	fma.rn.f32 	%f580, %f578, %f576, 0f4081E0CF;
	fma.rn.f32 	%f581, %f576, %f575, 0f00000000;
	mul.f32 	%f629, %f628, %f628;
	mul.f32 	%f681, %f680, %f680;
	fma.rn.f32 	%f733, %f732, 0fBF000000, %f843;
	shl.b32 	%r151, %r1, 2;
	fma.rn.f32 	%f172, %f170, %f166, 0fC09DE9E6;
	fma.rn.f32 	%f173, %f169, %f171, 0f00000000;
	and.b32  	%r162, %r161, 1;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	and.b32  	%r169, %r168, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r180, %r179, 1;
	fma.rn.f32 	%f275, %f273, %f269, 0fC09DE9E6;
	fma.rn.f32 	%f276, %f272, %f274, 0f00000000;
	and.b32  	%r187, %r186, 1;
	fma.rn.f32 	%f310, %f308, %f304, 0fC09DE9E6;
	fma.rn.f32 	%f311, %f307, %f309, 0f00000000;
	and.b32  	%r198, %r197, 1;
	fma.rn.f32 	%f344, %f342, %f338, 0fC09DE9E6;
	fma.rn.f32 	%f345, %f341, %f343, 0f00000000;
	and.b32  	%r205, %r204, 1;
	fma.rn.f32 	%f379, %f377, %f373, 0fC09DE9E6;
	fma.rn.f32 	%f380, %f376, %f378, 0f00000000;
	and.b32  	%r216, %r215, 1;
	fma.rn.f32 	%f413, %f411, %f407, 0fC09DE9E6;
	fma.rn.f32 	%f414, %f410, %f412, 0f00000000;
	and.b32  	%r223, %r222, 1;
	fma.rn.f32 	%f443, %f441, %f437, 0fC09DE9E6;
	fma.rn.f32 	%f444, %f440, %f442, 0f00000000;
	and.b32  	%r240, %r239, 1;
	fma.rn.f32 	%f477, %f475, %f471, 0fC09DE9E6;
	fma.rn.f32 	%f478, %f474, %f476, 0f00000000;
	and.b32  	%r250, %r249, 1;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	and.b32  	%r271, %r270, 1;
	fma.rn.f32 	%f582, %f580, %f576, 0fC09DE9E6;
	fma.rn.f32 	%f583, %f579, %f581, 0f00000000;
	and.b32  	%r302, %r301, 1;
	fma.rn.f32 	%f630, %f629, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f631, %f629, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f682, %f681, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f683, %f681, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f734, %f733, %f733;
	and.b32  	%r71, %r151, 1008;
	and.b32  	%r74, %r5, 2;
	fma.rn.f32 	%f174, %f172, %f166, 0f3F800000;
	fma.rn.f32 	%f175, %f165, 0f40490FDB, %f173;
	setp.eq.b32 	%p20, %r162, 1;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	setp.eq.b32 	%p26, %r169, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p32, %r180, 1;
	fma.rn.f32 	%f277, %f275, %f269, 0f3F800000;
	fma.rn.f32 	%f278, %f268, 0f40490FDB, %f276;
	setp.eq.b32 	%p38, %r187, 1;
	fma.rn.f32 	%f312, %f310, %f304, 0f3F800000;
	fma.rn.f32 	%f313, %f303, 0f40490FDB, %f311;
	setp.eq.b32 	%p44, %r198, 1;
	fma.rn.f32 	%f346, %f344, %f338, 0f3F800000;
	fma.rn.f32 	%f347, %f337, 0f40490FDB, %f345;
	setp.eq.b32 	%p50, %r205, 1;
	fma.rn.f32 	%f381, %f379, %f373, 0f3F800000;
	fma.rn.f32 	%f382, %f372, 0f40490FDB, %f380;
	setp.eq.b32 	%p56, %r216, 1;
	fma.rn.f32 	%f415, %f413, %f407, 0f3F800000;
	fma.rn.f32 	%f416, %f406, 0f40490FDB, %f414;
	setp.eq.b32 	%p62, %r223, 1;
	fma.rn.f32 	%f445, %f443, %f437, 0f3F800000;
	fma.rn.f32 	%f446, %f436, 0f40490FDB, %f444;
	setp.eq.b32 	%p67, %r240, 1;
	fma.rn.f32 	%f479, %f477, %f471, 0f3F800000;
	fma.rn.f32 	%f480, %f470, 0f40490FDB, %f478;
	setp.eq.b32 	%p74, %r250, 1;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	setp.eq.b32 	%p94, %r271, 1;
	fma.rn.f32 	%f584, %f582, %f576, 0f3F800000;
	fma.rn.f32 	%f585, %f575, 0f40490FDB, %f583;
	setp.eq.b32 	%p114, %r302, 1;
	cvt.rzi.s32.f32 	%r319, %f627;
	fma.rn.f32 	%f632, %f630, %f629, 0fC0A55DF6;
	fma.rn.f32 	%f633, %f631, %f629, 0f4081E0CF;
	fma.rn.f32 	%f634, %f629, %f628, 0f00000000;
	cvt.rzi.s32.f32 	%r342, %f679;
	fma.rn.f32 	%f684, %f682, %f681, 0fC0A55DF6;
	fma.rn.f32 	%f685, %f683, %f681, 0f4081E0CF;
	fma.rn.f32 	%f686, %f681, %f680, 0f00000000;
	fma.rn.f32 	%f735, %f734, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f736, %f734, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r70, %r69, 8;
	shl.b32 	%r72, %r5, 2;
	or.b32  	%r152, %r71, %r74;
	selp.f32 	%f176, %f174, %f175, %p20;
	and.b32  	%r163, %r161, 2;
	selp.f32 	%f210, %f208, %f209, %p26;
	and.b32  	%r170, %r168, 2;
	selp.f32 	%f245, %f243, %f244, %p32;
	and.b32  	%r181, %r179, 2;
	selp.f32 	%f279, %f277, %f278, %p38;
	and.b32  	%r188, %r186, 2;
	selp.f32 	%f314, %f312, %f313, %p44;
	and.b32  	%r199, %r197, 2;
	selp.f32 	%f348, %f346, %f347, %p50;
	and.b32  	%r206, %r204, 2;
	selp.f32 	%f383, %f381, %f382, %p56;
	and.b32  	%r217, %r215, 2;
	selp.f32 	%f417, %f415, %f416, %p62;
	and.b32  	%r224, %r222, 2;
	selp.f32 	%f447, %f445, %f446, %p67;
	and.b32  	%r241, %r239, 2;
	selp.f32 	%f481, %f479, %f480, %p74;
	and.b32  	%r251, %r249, 2;
	selp.f32 	%f534, %f532, %f533, %p94;
	and.b32  	%r272, %r270, 2;
	selp.f32 	%f586, %f584, %f585, %p114;
	and.b32  	%r303, %r301, 2;
	fma.rn.f32 	%f635, %f633, %f629, 0fC09DE9E6;
	fma.rn.f32 	%f636, %f632, %f634, 0f00000000;
	and.b32  	%r320, %r319, 1;
	fma.rn.f32 	%f687, %f685, %f681, 0fC09DE9E6;
	fma.rn.f32 	%f688, %f684, %f686, 0f00000000;
	and.b32  	%r343, %r342, 1;
	cvt.rzi.s32.f32 	%r359, %f732;
	fma.rn.f32 	%f737, %f735, %f734, 0fC0A55DF6;
	fma.rn.f32 	%f738, %f736, %f734, 0f4081E0CF;
	fma.rn.f32 	%f739, %f734, %f733, 0f00000000;
	and.b32  	%r73, %r72, 4;
	or.b32  	%r153, %r152, %r70;
	setp.eq.s32 	%p21, %r163, 0;
	sub.f32 	%f178, %f177, %f176;
	setp.eq.s32 	%p27, %r170, 0;
	sub.f32 	%f212, %f177, %f210;
	setp.eq.s32 	%p33, %r181, 0;
	sub.f32 	%f247, %f177, %f245;
	setp.eq.s32 	%p39, %r188, 0;
	sub.f32 	%f281, %f177, %f279;
	setp.eq.s32 	%p45, %r199, 0;
	sub.f32 	%f316, %f177, %f314;
	setp.eq.s32 	%p51, %r206, 0;
	sub.f32 	%f350, %f177, %f348;
	setp.eq.s32 	%p57, %r217, 0;
	sub.f32 	%f385, %f177, %f383;
	setp.eq.s32 	%p63, %r224, 0;
	sub.f32 	%f419, %f177, %f417;
	setp.eq.s32 	%p68, %r241, 0;
	neg.f32 	%f449, %f447;
	add.s32 	%r242, %r239, 1;
	cvt.rzi.f32.f32 	%f454, %f427;
	setp.eq.s32 	%p75, %r251, 0;
	neg.f32 	%f483, %f481;
	add.s32 	%r252, %r249, 1;
	cvt.rzi.f32.f32 	%f487, %f461;
	setp.eq.s32 	%p95, %r272, 0;
	neg.f32 	%f536, %f534;
	add.s32 	%r273, %r270, 1;
	cvt.rzi.f32.f32 	%f541, %f835;
	setp.eq.s32 	%p115, %r303, 0;
	neg.f32 	%f588, %f586;
	add.s32 	%r304, %r301, 1;
	cvt.rzi.f32.f32 	%f593, %f823;
	fma.rn.f32 	%f637, %f635, %f629, 0f3F800000;
	fma.rn.f32 	%f638, %f628, 0f40490FDB, %f636;
	setp.eq.b32 	%p134, %r320, 1;
	fma.rn.f32 	%f689, %f687, %f681, 0f3F800000;
	fma.rn.f32 	%f690, %f680, 0f40490FDB, %f688;
	setp.eq.b32 	%p154, %r343, 1;
	cvt.u16.u32 	%rs1, %r5;
	fma.rn.f32 	%f740, %f738, %f734, 0fC09DE9E6;
	fma.rn.f32 	%f741, %f737, %f739, 0f00000000;
	and.b32  	%r360, %r359, 1;
	or.b32  	%r154, %r153, %r73;
	selp.f32 	%f179, %f176, %f178, %p21;
	selp.f32 	%f213, %f210, %f212, %p27;
	selp.f32 	%f248, %f245, %f247, %p33;
	selp.f32 	%f282, %f279, %f281, %p39;
	selp.f32 	%f317, %f314, %f316, %p45;
	selp.f32 	%f351, %f348, %f350, %p51;
	selp.f32 	%f386, %f383, %f385, %p57;
	selp.f32 	%f420, %f417, %f419, %p63;
	selp.f32 	%f448, %f446, %f445, %p67;
	selp.f32 	%f450, %f447, %f449, %p68;
	and.b32  	%r243, %r242, 2;
	setp.eq.f32 	%p70, %f454, %f427;
	mul.f32 	%f455, %f427, 0f00000000;
	selp.f32 	%f482, %f480, %f479, %p74;
	selp.f32 	%f484, %f481, %f483, %p75;
	and.b32  	%r253, %r252, 2;
	setp.eq.f32 	%p77, %f487, %f461;
	mul.f32 	%f488, %f461, 0f00000000;
	selp.f32 	%f535, %f533, %f532, %p94;
	selp.f32 	%f537, %f534, %f536, %p95;
	and.b32  	%r274, %r273, 2;
	setp.eq.f32 	%p97, %f541, %f835;
	mul.f32 	%f542, %f835, 0f00000000;
	selp.f32 	%f587, %f585, %f584, %p114;
	selp.f32 	%f589, %f586, %f588, %p115;
	and.b32  	%r305, %r304, 2;
	setp.eq.f32 	%p117, %f593, %f823;
	mul.f32 	%f594, %f823, 0f00000000;
	selp.f32 	%f639, %f637, %f638, %p134;
	and.b32  	%r321, %r319, 2;
	selp.f32 	%f691, %f689, %f690, %p154;
	and.b32  	%r344, %r342, 2;
	and.b16  	%rs2, %rs1, 2;
	fma.rn.f32 	%f742, %f740, %f734, 0f3F800000;
	fma.rn.f32 	%f743, %f733, 0f40490FDB, %f741;
	setp.eq.b32 	%p175, %r360, 1;
	shr.u32 	%r155, %r154, 1;
	mul.f32 	%f87, %f179, %f179;
	mul.f32 	%f4, %f213, %f213;
	mul.f32 	%f8, %f248, %f248;
	mul.f32 	%f13, %f282, %f282;
	mul.f32 	%f17, %f317, %f317;
	mul.f32 	%f22, %f351, %f351;
	mul.f32 	%f26, %f386, %f386;
	mul.f32 	%f31, %f420, %f420;
	setp.eq.s32 	%p69, %r243, 0;
	sub.f32 	%f452, %f177, %f448;
	selp.f32 	%f456, %f455, %f450, %p70;
	abs.f32 	%f457, %f427;
	setp.eq.s32 	%p76, %r253, 0;
	sub.f32 	%f485, %f177, %f482;
	selp.f32 	%f489, %f488, %f484, %p77;
	abs.f32 	%f490, %f461;
	setp.eq.s32 	%p96, %r274, 0;
	sub.f32 	%f539, %f177, %f535;
	selp.f32 	%f104, %f542, %f537, %p97;
	abs.f32 	%f543, %f835;
	setp.eq.s32 	%p116, %r305, 0;
	sub.f32 	%f591, %f177, %f587;
	selp.f32 	%f595, %f594, %f589, %p117;
	abs.f32 	%f596, %f823;
	setp.eq.s32 	%p135, %r321, 0;
	neg.f32 	%f641, %f639;
	add.s32 	%r322, %r319, 1;
	cvt.rzi.f32.f32 	%f646, %f839;
	setp.eq.s32 	%p155, %r344, 0;
	neg.f32 	%f693, %f691;
	add.s32 	%r345, %r342, 1;
	cvt.rzi.f32.f32 	%f698, %f827;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	selp.f32 	%f744, %f742, %f743, %p175;
	and.b32  	%r361, %r359, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd38, %r155, 4;
	mul.f32 	%f183, %f87, 0f3D09A17B;
	mul.f32 	%f217, %f4, 0f3D09A17B;
	mul.f32 	%f252, %f8, 0f3D09A17B;
	mul.f32 	%f286, %f13, 0f3D09A17B;
	mul.f32 	%f321, %f17, 0f3D09A17B;
	mul.f32 	%f355, %f22, 0f3D09A17B;
	mul.f32 	%f390, %f26, 0f3D09A17B;
	mul.f32 	%f423, %f31, 0f3D09A17B;
	selp.f32 	%f453, %f448, %f452, %p69;
	setp.gt.f32 	%p71, %f457, 0f4B800000;
	add.f32 	%f458, %f456, 0f3F800000;
	selp.f32 	%f486, %f482, %f485, %p76;
	setp.gt.f32 	%p78, %f490, 0f4B800000;
	add.f32 	%f491, %f489, 0f3F800000;
	selp.f32 	%f540, %f535, %f539, %p96;
	setp.gt.f32 	%p98, %f543, 0f4B800000;
	add.f32 	%f544, %f104, 0f3F800000;
	selp.f32 	%f592, %f587, %f591, %p116;
	setp.gt.f32 	%p118, %f596, 0f4B800000;
	add.f32 	%f597, %f595, 0f3F800000;
	selp.f32 	%f640, %f638, %f637, %p134;
	selp.f32 	%f642, %f639, %f641, %p135;
	and.b32  	%r323, %r322, 2;
	setp.eq.f32 	%p137, %f646, %f839;
	mul.f32 	%f647, %f839, 0f00000000;
	shr.u32 	%r77, %r5, 2;
	selp.f32 	%f692, %f690, %f689, %p154;
	selp.f32 	%f694, %f691, %f693, %p155;
	and.b32  	%r346, %r345, 2;
	setp.eq.f32 	%p157, %f698, %f827;
	mul.f32 	%f699, %f827, 0f00000000;
	or.b16  	%rs5, %rs3, %rs4;
	setp.eq.s32 	%p176, %r361, 0;
	neg.f32 	%f746, %f744;
	add.s32 	%r362, %r359, 1;
	cvt.rzi.f32.f32 	%f751, %f843;
	add.s64 	%rd39, %rd1, %rd38;
	mul.f32 	%f3, %f183, %f813;
	mul.f32 	%f218, %f217, %f814;
	mul.f32 	%f12, %f252, %f815;
	mul.f32 	%f287, %f286, %f816;
	mul.f32 	%f21, %f321, %f817;
	mul.f32 	%f356, %f355, %f818;
	mul.f32 	%f30, %f390, %f819;
	mul.f32 	%f424, %f423, %f820;
	selp.f32 	%f459, %f458, %f453, %p71;
	selp.f32 	%f492, %f491, %f486, %p78;
	selp.f32 	%f105, %f544, %f540, %p98;
	selp.f32 	%f598, %f597, %f592, %p118;
	setp.eq.s32 	%p136, %r323, 0;
	sub.f32 	%f644, %f177, %f640;
	selp.f32 	%f123, %f647, %f642, %p137;
	abs.f32 	%f648, %f839;
	setp.eq.s32 	%p156, %r346, 0;
	sub.f32 	%f696, %f177, %f692;
	selp.f32 	%f700, %f699, %f694, %p157;
	abs.f32 	%f701, %f827;
	shr.u32 	%r43, %r5, 4;
	and.b16  	%rs6, %rs5, 3;
	and.b32  	%r347, %r77, 2;
	selp.f32 	%f745, %f743, %f742, %p175;
	selp.f32 	%f747, %f744, %f746, %p176;
	and.b32  	%r363, %r362, 2;
	setp.eq.f32 	%p178, %f751, %f843;
	mul.f32 	%f752, %f843, 0f00000000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r75, [%rd39];
	mov.b32 	%r173, %f218;
	mov.b32 	%r172, %f3;
	mov.b32 	%r191, %f287;
	mov.b32 	%r190, %f12;
	mov.b32 	%r209, %f356;
	mov.b32 	%r208, %f21;
	mov.b32 	%r227, %f424;
	mov.b32 	%r226, %f30;
	mov.b32 	%r229, %f459;
	mov.b32 	%r230, %f492;
	mov.b32 	%r232, %f456;
	mov.b32 	%r233, %f489;
	mov.b32 	%r288, %f598;
	mov.b32 	%r287, %f105;
	mov.b32 	%r294, %f595;
	mov.b32 	%r293, %f104;
	selp.f32 	%f645, %f640, %f644, %p136;
	setp.gt.f32 	%p138, %f648, 0f4B800000;
	add.f32 	%f649, %f123, 0f3F800000;
	selp.f32 	%f697, %f692, %f696, %p156;
	setp.gt.f32 	%p158, %f701, 0f4B800000;
	add.f32 	%f702, %f700, 0f3F800000;
	cvt.u32.u16 	%r44, %rs6;
	or.b32  	%r45, %r347, %r43;
	setp.eq.s32 	%p177, %r363, 0;
	sub.f32 	%f749, %f177, %f745;
	selp.f32 	%f753, %f752, %f747, %p178;
	abs.f32 	%f754, %f843;
	// begin inline asm
	cvt.rn.f16x2.f32 %r171, %r173, %r172;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r189, %r191, %r190;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r207, %r209, %r208;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r225, %r227, %r226;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r228, %r230, %r229;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r231, %r233, %r232;
	// end inline asm
	xor.b32  	%r291, %r294, -2147483648;
	xor.b32  	%r290, %r293, -2147483648;
	selp.f32 	%f124, %f649, %f645, %p138;
	selp.f32 	%f703, %f702, %f697, %p158;
	setp.eq.s32 	%p172, %r45, %r44;
	selp.f32 	%f750, %f745, %f749, %p177;
	setp.gt.f32 	%p179, %f754, 0f4B800000;
	add.f32 	%f755, %f753, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r286, %r288, %r287;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r294, %r293;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r288, %r287;
	// end inline asm
	mov.b32 	%r335, %f703;
	mov.b32 	%r334, %f124;
	mov.b32 	%r338, %f700;
	mov.b32 	%r337, %f123;
	selp.f32 	%f756, %f755, %f750, %p179;
	selp.f32 	%f142, 0f3F800000, 0f00000000, %p172;
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r335, %r334;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r336, %r338, %r337;
	// end inline asm
	mul.f32 	%f143, %f756, %f142;
	mul.f32 	%f144, %f753, %f142;
	add.f32 	%f779, %f831, %f831;
	mov.b32 	%r386, %f779;
	and.b32  	%r387, %r386, -2147483648;
	or.b32  	%r388, %r387, 1056964608;
	mov.b32 	%f780, %r388;
	add.f32 	%f781, %f779, %f780;
	cvt.rzi.f32.f32 	%f782, %f781;
	abs.f32 	%f783, %f779;
	setp.gt.f32 	%p193, %f783, 0f4B000000;
	selp.f32 	%f784, %f779, %f782, %p193;
	cvt.rzi.f32.f32 	%f785, %f779;
	setp.lt.f32 	%p194, %f783, 0f3F000000;
	selp.f32 	%f786, %f785, %f784, %p194;
	cvt.rzi.s32.f32 	%r389, %f786;
	fma.rn.f32 	%f787, %f786, 0fBF000000, %f831;
	mul.f32 	%f788, %f787, %f787;
	fma.rn.f32 	%f789, %f788, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f790, %f788, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f791, %f789, %f788, 0fC0A55DF6;
	fma.rn.f32 	%f792, %f790, %f788, 0f4081E0CF;
	fma.rn.f32 	%f793, %f788, %f787, 0f00000000;
	fma.rn.f32 	%f794, %f792, %f788, 0fC09DE9E6;
	fma.rn.f32 	%f795, %f791, %f793, 0f00000000;
	fma.rn.f32 	%f796, %f794, %f788, 0f3F800000;
	fma.rn.f32 	%f797, %f787, 0f40490FDB, %f795;
	and.b32  	%r390, %r389, 1;
	setp.eq.b32 	%p195, %r390, 1;
	selp.f32 	%f798, %f796, %f797, %p195;
	selp.f32 	%f799, %f797, %f796, %p195;
	and.b32  	%r391, %r389, 2;
	setp.eq.s32 	%p196, %r391, 0;
	neg.f32 	%f800, %f798;
	selp.f32 	%f801, %f798, %f800, %p196;
	add.s32 	%r392, %r389, 1;
	and.b32  	%r393, %r392, 2;
	setp.eq.s32 	%p197, %r393, 0;
	sub.f32 	%f803, %f177, %f799;
	selp.f32 	%f804, %f799, %f803, %p197;
	cvt.rzi.f32.f32 	%f805, %f831;
	setp.eq.f32 	%p198, %f805, %f831;
	mul.f32 	%f806, %f831, 0f00000000;
	selp.f32 	%f807, %f806, %f801, %p198;
	abs.f32 	%f808, %f831;
	setp.gt.f32 	%p199, %f808, 0f4B800000;
	add.f32 	%f809, %f807, 0f3F800000;
	selp.f32 	%f810, %f809, %f804, %p199;
	mul.f32 	%f811, %f810, %f142;
	mul.f32 	%f812, %f807, %f142;
	mov.b32 	%r376, %f811;
	mov.b32 	%r375, %f143;
	// begin inline asm
	cvt.rn.f16x2.f32 %r374, %r376, %r375;
	// end inline asm
	mov.b32 	%r382, %f812;
	xor.b32  	%r379, %r382, -2147483648;
	mov.b32 	%r381, %f144;
	xor.b32  	%r378, %r381, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r380, %r382, %r381;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r383, %r376, %r375;
	// end inline asm
	shl.b32 	%r395, %r136, 13;
	shl.b32 	%r396, %r140, 7;
	shl.b32 	%r397, %r3, 2;
	and.b32  	%r58, %r397, 48;
	and.b32  	%r398, %r3, 3;
	or.b32  	%r399, %r398, %r58;
	and.b32  	%r400, %r77, 4;
	or.b32  	%r59, %r400, %r399;
	and.b32  	%r60, %r5, 8;
	shl.b32 	%r401, %r1, 5;
	and.b32  	%r402, %r72, 28;
	and.b32  	%r403, %r401, 32;
	or.b32  	%r61, %r403, %r402;
	and.b32  	%r62, %r401, 64;
	and.b32  	%r404, %r2, 6144;
	or.b32  	%r405, %r62, %r404;
	or.b32  	%r406, %r405, %r395;
	or.b32  	%r407, %r406, %r61;
	add.s32 	%r63, %r407, %r396;
	shl.b32 	%r408, %r5, 4;
	or.b32  	%r409, %r408, %r60;
	shr.u32 	%r410, %r409, 2;
	and.b32  	%r411, %r410, 30;
	shl.b32 	%r412, %r5, 3;
	and.b32  	%r413, %r412, 64;
	and.b32  	%r414, %r69, 32;
	shl.b32 	%r415, %r3, 1;
	or.b32  	%r416, %r414, %r415;
	or.b32  	%r417, %r416, %r413;
	shr.u32 	%r418, %r417, 2;
	and.b32  	%r419, %r4, 32;
	or.b32  	%r420, %r418, %r419;
	or.b32  	%r421, %r70, %r74;
	or.b32  	%r422, %r421, %r73;
	shr.u32 	%r423, %r422, 1;
	mad.lo.s32 	%r424, %r423, 65, %r420;
	shl.b32 	%r425, %r138, 17;
	add.s32 	%r426, %r425, -393216;
	and.b32  	%r427, %r397, 12;
	or.b32  	%r428, %r71, %r15;
	or.b32  	%r429, %r428, %r427;
	shl.b32 	%r64, %r429, 7;
	cvt.s64.s32 	%rd5, %r426;
	shr.u32 	%r430, %r156, 2;
	shr.u32 	%r431, %r3, 2;
	setp.gt.u32 	%p201, %r5, 15;
	or.b32  	%r432, %r431, 4;
	or.b32  	%r433, %r431, 8;
	or.b32  	%r434, %r431, 12;
	and.b32  	%r435, %r3, 1;
	neg.s32 	%r436, %r435;
	setp.eq.b32 	%p202, %r435, 1;
	and.b32  	%r437, %r436, 260;
	mul.lo.s32 	%r438, %r431, 545;
	selp.b32 	%r439, 65, 0, %p201;
	bfe.s32 	%r440, %r3, 1, 1;
	and.b32  	%r441, %r3, 2;
	setp.eq.s32 	%p203, %r441, 0;
	and.b32  	%r442, %r440, 130;
	add.s32 	%r443, %r437, %r411;
	add.s32 	%r444, %r443, %r438;
	add.s32 	%r445, %r444, %r439;
	add.s32 	%r446, %r445, %r442;
	mul.wide.u32 	%rd40, %r446, 4;
	mov.u64 	%rd41, shmem;
	add.s64 	%rd6, %rd41, %rd40;
	selp.b64 	%rd42, 0, 130, %p203;
	selp.b64 	%rd43, 65, 0, %p201;
	cvt.u64.u32 	%rd44, %r438;
	selp.b64 	%rd45, 260, 0, %p202;
	cvt.u64.u32 	%rd46, %r411;
	add.s64 	%rd47, %rd46, %rd45;
	add.s64 	%rd48, %rd47, %rd44;
	add.s64 	%rd49, %rd48, %rd43;
	add.s64 	%rd50, %rd49, %rd42;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd7, %rd41, %rd51;
	mul.lo.s32 	%r447, %r432, 545;
	add.s32 	%r448, %r443, %r447;
	add.s32 	%r449, %r448, %r439;
	add.s32 	%r450, %r449, %r442;
	mul.wide.u32 	%rd52, %r450, 4;
	add.s64 	%rd8, %rd41, %rd52;
	cvt.u64.u32 	%rd53, %r447;
	add.s64 	%rd54, %rd47, %rd53;
	add.s64 	%rd55, %rd54, %rd43;
	add.s64 	%rd56, %rd55, %rd42;
	shl.b64 	%rd57, %rd56, 2;
	add.s64 	%rd9, %rd41, %rd57;
	mul.lo.s32 	%r451, %r433, 545;
	add.s32 	%r452, %r443, %r451;
	add.s32 	%r453, %r452, %r439;
	add.s32 	%r454, %r453, %r442;
	mul.wide.u32 	%rd58, %r454, 4;
	add.s64 	%rd10, %rd41, %rd58;
	cvt.u64.u32 	%rd59, %r451;
	add.s64 	%rd60, %rd47, %rd59;
	add.s64 	%rd61, %rd60, %rd43;
	add.s64 	%rd62, %rd61, %rd42;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd11, %rd41, %rd63;
	mul.lo.s32 	%r455, %r434, 545;
	add.s32 	%r456, %r443, %r455;
	add.s32 	%r457, %r456, %r439;
	add.s32 	%r458, %r457, %r442;
	mul.wide.u32 	%rd64, %r458, 4;
	add.s64 	%rd12, %rd41, %rd64;
	cvt.u64.u32 	%rd65, %r455;
	add.s64 	%rd66, %rd47, %rd65;
	add.s64 	%rd67, %rd66, %rd43;
	add.s64 	%rd68, %rd67, %rd42;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd13, %rd41, %rd69;
	and.b32  	%r460, %r306, 260;
	and.b32  	%r461, %r5, 1;
	neg.s32 	%r462, %r461;
	and.b32  	%r463, %r462, 130;
	and.b32  	%r464, %r415, 6;
	or.b32  	%r465, %r464, %r43;
	mul.lo.s32 	%r466, %r465, 65;
	add.s32 	%r467, %r466, %r411;
	add.s32 	%r468, %r467, %r438;
	mul.wide.u32 	%rd70, %r468, 4;
	add.s64 	%rd14, %rd41, %rd70;
	cvt.u64.u32 	%rd71, %r466;
	add.s64 	%rd72, %rd46, %rd71;
	add.s64 	%rd73, %rd72, %rd44;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd15, %rd41, %rd74;
	add.s32 	%r469, %r467, %r447;
	mul.wide.u32 	%rd75, %r469, 4;
	add.s64 	%rd16, %rd41, %rd75;
	add.s64 	%rd76, %rd72, %rd53;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd17, %rd41, %rd77;
	add.s32 	%r470, %r467, %r451;
	mul.wide.u32 	%rd78, %r470, 4;
	add.s64 	%rd18, %rd41, %rd78;
	add.s64 	%rd79, %rd72, %rd59;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd19, %rd41, %rd80;
	add.s32 	%r471, %r467, %r455;
	mul.wide.u32 	%rd81, %r471, 4;
	add.s64 	%rd20, %rd41, %rd81;
	add.s64 	%rd82, %rd72, %rd65;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd21, %rd41, %rd83;
	mul.wide.u32 	%rd84, %r424, 4;
	add.s64 	%rd22, %rd41, %rd84;
	or.b32  	%r472, %r460, %r463;
	add.s32 	%r473, %r472, %r420;
	mad.lo.s32 	%r474, %r430, 65, %r473;
	mul.wide.u32 	%rd85, %r474, 4;
	add.s64 	%rd23, %rd41, %rd85;
	setp.eq.s32 	%p204, %r60, 0;
	mov.u16 	%rs72, 25600;
	mov.u16 	%rs46, 21504;
	mov.u16 	%rs80, 18432;
	mov.u16 	%rs68, -14592;
	mov.u32 	%r1175, %r1167;
	mov.u32 	%r1187, %r1167;
	mov.u32 	%r1186, %r1167;
	mov.u32 	%r68, %r1167;
	bra.uni 	$L__BB0_83;
$L__BB0_117:                            // %pass7426
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r1150, %r121, %r1084, %p204;
	selp.b32 	%r1151, %r1080, %r121, %p204;
	selp.b32 	%r1152, %r120, %r1076, %p204;
	selp.b32 	%r1153, %r1072, %r120, %p204;
	or.b32  	%r1155, %r1168, %r61;
	or.b32  	%r1156, %r1155, %r62;
	or.b32  	%r1189, %r1156, %r64;
	cvt.u64.u32 	%rd94, %r1189;
	add.s64 	%rd95, %rd94, %rd5;
	shr.u64 	%rd96, %rd95, 36;
	add.s64 	%rd97, %rd95, %rd96;
	shr.s64 	%rd98, %rd97, 28;
	setp.lt.s64 	%p221, %rd95, 0;
	and.b64  	%rd99, %rd97, -268435456;
	setp.ne.s64 	%p222, %rd99, %rd95;
	and.pred  	%p223, %p221, %p222;
	selp.u64 	%rd100, 1, 0, %p223;
	sub.s64 	%rd101, %rd100, %rd98;
	shl.b64 	%rd102, %rd101, 28;
	add.s64 	%rd103, %rd102, %rd95;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd3, %rd104;
	st.global.v4.u32 	[%rd105], {%r1153, %r1151, %r1152, %r1150};
$L__BB0_118:                            // %pass7551
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r1160, %r1189, 524288;
	cvt.s64.s32 	%rd106, %r1160;
	add.s64 	%rd107, %rd106, %rd5;
	shr.u64 	%rd108, %rd107, 36;
	add.s64 	%rd109, %rd107, %rd108;
	shr.s64 	%rd110, %rd109, 28;
	setp.lt.s64 	%p224, %rd107, 0;
	and.b64  	%rd111, %rd109, -268435456;
	setp.ne.s64 	%p225, %rd111, %rd107;
	and.pred  	%p226, %p224, %p225;
	selp.u64 	%rd112, 1, 0, %p226;
	sub.s64 	%rd113, %rd112, %rd110;
	shl.b64 	%rd114, %rd113, 28;
	add.s64 	%rd115, %rd114, %rd107;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd3, %rd116;
	st.global.v4.u32 	[%rd117], {%r122, %r124, %r123, %r125};
	or.b32  	%r1161, %r1189, 1048576;
	cvt.s64.s32 	%rd118, %r1161;
	add.s64 	%rd119, %rd118, %rd5;
	shr.u64 	%rd120, %rd119, 36;
	add.s64 	%rd121, %rd119, %rd120;
	shr.s64 	%rd122, %rd121, 28;
	setp.lt.s64 	%p227, %rd119, 0;
	and.b64  	%rd123, %rd121, -268435456;
	setp.ne.s64 	%p228, %rd123, %rd119;
	and.pred  	%p229, %p227, %p228;
	selp.u64 	%rd124, 1, 0, %p229;
	sub.s64 	%rd125, %rd124, %rd122;
	shl.b64 	%rd126, %rd125, 28;
	add.s64 	%rd127, %rd126, %rd119;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd129, %rd3, %rd128;
	st.global.v4.u32 	[%rd129], {%r126, %r128, %r127, %r129};
	or.b32  	%r1162, %r1189, 1572864;
	cvt.s64.s32 	%rd130, %r1162;
	add.s64 	%rd131, %rd130, %rd5;
	shr.u64 	%rd132, %rd131, 36;
	add.s64 	%rd133, %rd131, %rd132;
	shr.s64 	%rd134, %rd133, 28;
	setp.lt.s64 	%p230, %rd131, 0;
	and.b64  	%rd135, %rd133, -268435456;
	setp.ne.s64 	%p231, %rd135, %rd131;
	and.pred  	%p232, %p230, %p231;
	selp.u64 	%rd136, 1, 0, %p232;
	sub.s64 	%rd137, %rd136, %rd134;
	shl.b64 	%rd138, %rd137, 28;
	add.s64 	%rd139, %rd138, %rd131;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd141, %rd3, %rd140;
	st.global.v4.u32 	[%rd141], {%r130, %r132, %r131, %r133};
	setp.ne.s32 	%p233, %r68, 32512;
	add.s32 	%r68, %r68, 256;
	add.s32 	%r1163, %r68, %r136;
	setp.lt.s32 	%p234, %r1163, %r137;
	and.pred  	%p235, %p233, %p234;
	@%p235 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_119;
$L__BB0_83:                             // %L1384
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_84 Depth 2
	or.b32  	%r540, %r68, %r59;
	or.b32  	%r541, %r540, %r60;
	shl.b32 	%r542, %r541, 13;
	add.s32 	%r543, %r63, %r542;
	shr.s32 	%r544, %r543, 31;
	shr.u32 	%r545, %r544, 4;
	add.s32 	%r546, %r543, %r545;
	shr.s32 	%r547, %r546, 28;
	setp.lt.s32 	%p205, %r543, 0;
	and.b32  	%r548, %r546, -268435456;
	setp.ne.s32 	%p206, %r548, %r543;
	and.pred  	%p207, %p205, %p206;
	selp.u32 	%r549, 1, 0, %p207;
	sub.s32 	%r550, %r549, %r547;
	shl.b32 	%r551, %r550, 28;
	or.b32  	%r552, %r543, 1;
	add.s32 	%r553, %r552, %r551;
	mul.wide.s32 	%rd86, %r553, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.v4.u32 	{%r554, %r555, %r556, %r557}, [%rd87+-4];
	or.b32  	%r558, %r542, 524288;
	add.s32 	%r559, %r63, %r558;
	shr.s32 	%r560, %r559, 31;
	shr.u32 	%r561, %r560, 4;
	add.s32 	%r562, %r559, %r561;
	shr.s32 	%r563, %r562, 28;
	setp.lt.s32 	%p208, %r559, 0;
	and.b32  	%r564, %r562, -268435456;
	setp.ne.s32 	%p209, %r564, %r559;
	and.pred  	%p210, %p208, %p209;
	selp.u32 	%r565, 1, 0, %p210;
	sub.s32 	%r566, %r565, %r563;
	shl.b32 	%r567, %r566, 28;
	or.b32  	%r568, %r559, 1;
	add.s32 	%r569, %r568, %r567;
	mul.wide.s32 	%rd88, %r569, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v4.u32 	{%r570, %r571, %r572, %r573}, [%rd89+-4];
	or.b32  	%r574, %r542, 1048576;
	add.s32 	%r575, %r63, %r574;
	shr.s32 	%r576, %r575, 31;
	shr.u32 	%r577, %r576, 4;
	add.s32 	%r578, %r575, %r577;
	shr.s32 	%r579, %r578, 28;
	setp.lt.s32 	%p211, %r575, 0;
	and.b32  	%r580, %r578, -268435456;
	setp.ne.s32 	%p212, %r580, %r575;
	and.pred  	%p213, %p211, %p212;
	selp.u32 	%r581, 1, 0, %p213;
	sub.s32 	%r582, %r581, %r579;
	shl.b32 	%r583, %r582, 28;
	or.b32  	%r584, %r575, 1;
	add.s32 	%r585, %r584, %r583;
	mul.wide.s32 	%rd90, %r585, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.v4.u32 	{%r586, %r587, %r588, %r589}, [%rd91+-4];
	or.b32  	%r590, %r542, 1572864;
	add.s32 	%r591, %r63, %r590;
	shr.s32 	%r592, %r591, 31;
	shr.u32 	%r593, %r592, 4;
	add.s32 	%r594, %r591, %r593;
	shr.s32 	%r595, %r594, 28;
	setp.lt.s32 	%p214, %r591, 0;
	and.b32  	%r596, %r594, -268435456;
	setp.ne.s32 	%p215, %r596, %r591;
	and.pred  	%p216, %p214, %p215;
	selp.u32 	%r597, 1, 0, %p216;
	sub.s32 	%r598, %r597, %r595;
	shl.b32 	%r599, %r598, 28;
	or.b32  	%r600, %r591, 1;
	add.s32 	%r601, %r600, %r599;
	mul.wide.s32 	%rd92, %r601, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.v4.u32 	{%r602, %r603, %r604, %r605}, [%rd93+-4];
	selp.b32 	%r606, %r556, %r554, %p204;
	shfl.sync.bfly.b32	%r607, %r606, 8, 31, -1;
	selp.b32 	%r476, %r554, %r607, %p204;
	selp.b32 	%r477, %r607, %r556, %p204;
	selp.b32 	%r608, %r557, %r555, %p204;
	shfl.sync.bfly.b32	%r609, %r608, 8, 31, -1;
	selp.b32 	%r484, %r555, %r609, %p204;
	selp.b32 	%r485, %r609, %r557, %p204;
	selp.b32 	%r610, %r572, %r570, %p204;
	shfl.sync.bfly.b32	%r611, %r610, 8, 31, -1;
	selp.b32 	%r492, %r570, %r611, %p204;
	selp.b32 	%r493, %r611, %r572, %p204;
	selp.b32 	%r612, %r573, %r571, %p204;
	shfl.sync.bfly.b32	%r613, %r612, 8, 31, -1;
	selp.b32 	%r500, %r571, %r613, %p204;
	selp.b32 	%r501, %r613, %r573, %p204;
	selp.b32 	%r614, %r588, %r586, %p204;
	shfl.sync.bfly.b32	%r615, %r614, 8, 31, -1;
	selp.b32 	%r508, %r586, %r615, %p204;
	selp.b32 	%r509, %r615, %r588, %p204;
	selp.b32 	%r616, %r589, %r587, %p204;
	shfl.sync.bfly.b32	%r617, %r616, 8, 31, -1;
	selp.b32 	%r516, %r587, %r617, %p204;
	selp.b32 	%r517, %r617, %r589, %p204;
	selp.b32 	%r618, %r604, %r602, %p204;
	shfl.sync.bfly.b32	%r619, %r618, 8, 31, -1;
	selp.b32 	%r524, %r602, %r619, %p204;
	selp.b32 	%r525, %r619, %r604, %p204;
	selp.b32 	%r620, %r605, %r603, %p204;
	shfl.sync.bfly.b32	%r621, %r620, 8, 31, -1;
	selp.b32 	%r532, %r603, %r621, %p204;
	selp.b32 	%r533, %r621, %r605, %p204;
	mov.u32 	%r534, 21520;
	// begin inline asm
	prmt.b32 %r475, %r476, %r477, %r534;
	// end inline asm
	mov.u32 	%r538, 30258;
	// begin inline asm
	prmt.b32 %r479, %r476, %r477, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r483, %r484, %r485, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r487, %r484, %r485, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r491, %r492, %r493, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r495, %r492, %r493, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r499, %r500, %r501, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r503, %r500, %r501, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r507, %r508, %r509, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r511, %r508, %r509, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r515, %r516, %r517, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r519, %r516, %r517, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r523, %r524, %r525, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r527, %r524, %r525, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r532, %r533, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r532, %r533, %r538;
	// end inline asm
	st.shared.u32 	[%rd6], %r475;
	st.shared.u32 	[%rd7+128], %r479;
	st.shared.u32 	[%rd7+4], %r483;
	st.shared.u32 	[%rd7+132], %r487;
	st.shared.u32 	[%rd8], %r491;
	st.shared.u32 	[%rd9+128], %r495;
	st.shared.u32 	[%rd9+4], %r499;
	st.shared.u32 	[%rd9+132], %r503;
	st.shared.u32 	[%rd10], %r507;
	st.shared.u32 	[%rd11+128], %r511;
	st.shared.u32 	[%rd11+4], %r515;
	st.shared.u32 	[%rd11+132], %r519;
	st.shared.u32 	[%rd12], %r523;
	st.shared.u32 	[%rd13+128], %r527;
	st.shared.u32 	[%rd13+4], %r531;
	st.shared.u32 	[%rd13+132], %r535;
	bar.sync 	0;
	mov.u32 	%r1185, 256;
	mov.u64 	%rd146, %rd23;
	mov.u64 	%rd147, %rd22;
	mov.u32 	%r1188, %r1175;
$L__BB0_84:                             // %pass4910
                                        //   Parent Loop BB0_83 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1175, %r1187;
	mov.u32 	%r1187, %r1186;
	ld.shared.u32 	%r1186, [%rd146];
	// begin inline asm
	mov.b32 %r627, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r638, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r626, %r1186, -2004318072;
	mov.u32 	%r625, 983055;
	// begin inline asm
	lop3.b32 %r624, %r625, %r626, %r627, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r628, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r629, %r627, %r628;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r632, %r624, %r629;
	// end inline asm
	mov.u32 	%r636, 15728880;
	// begin inline asm
	lop3.b32 %r635, %r636, %r626, %r638, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r639, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r640, %r638, %r639;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r643, %r635, %r640;
	// end inline asm
	shr.u32 	%r648, %r626, 8;
	// begin inline asm
	lop3.b32 %r646, %r625, %r648, %r627, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r650, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r651, %r627, %r650;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r654, %r646, %r651;
	// end inline asm
	// begin inline asm
	lop3.b32 %r657, %r636, %r648, %r638, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r661, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r662, %r638, %r661;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r665, %r657, %r662;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r668, %r225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r670, %r668, %r632;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r673, %r225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r675, %r673, %r643;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r678, %r225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r680, %r678, %r654;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r683, %r225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r685, %r683, %r665;
	// end inline asm
	// begin inline asm
	mov.b32 %r693, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r704, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r692, %r1188, -2004318072;
	// begin inline asm
	lop3.b32 %r690, %r625, %r692, %r693, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r694, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r695, %r693, %r694;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r698, %r690, %r695;
	// end inline asm
	// begin inline asm
	lop3.b32 %r701, %r636, %r692, %r704, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r705, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r706, %r704, %r705;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r709, %r701, %r706;
	// end inline asm
	shr.u32 	%r714, %r692, 8;
	// begin inline asm
	lop3.b32 %r712, %r625, %r714, %r693, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r716, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r717, %r693, %r716;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r720, %r712, %r717;
	// end inline asm
	// begin inline asm
	lop3.b32 %r723, %r636, %r714, %r704, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r727, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r728, %r704, %r727;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r731, %r723, %r728;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r734, %r171, %r698, %r670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r738, %r171, %r709, %r675;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r742, %r171, %r720, %r680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r746, %r171, %r731, %r685;
	// end inline asm
	// begin inline asm
	mov.b32 %r755, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r766, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r754, %r1175, -2004318072;
	// begin inline asm
	lop3.b32 %r752, %r625, %r754, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r756, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r757, %r755, %r756;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r760, %r752, %r757;
	// end inline asm
	// begin inline asm
	lop3.b32 %r763, %r636, %r754, %r766, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r768, %r766, %r767;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r771, %r763, %r768;
	// end inline asm
	shr.u32 	%r776, %r754, 8;
	// begin inline asm
	lop3.b32 %r774, %r625, %r776, %r755, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r779, %r755, %r778;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r782, %r774, %r779;
	// end inline asm
	// begin inline asm
	lop3.b32 %r785, %r636, %r776, %r766, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r789, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r790, %r766, %r789;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r793, %r785, %r790;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r796, %r189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r798, %r796, %r760, %r734;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r802, %r189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r804, %r802, %r771, %r738;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r808, %r189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r810, %r808, %r782, %r742;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r814, %r189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r816, %r814, %r793, %r746;
	// end inline asm
	// begin inline asm
	mov.b32 %r825, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r836, {%rs46, %rs46};
	// end inline asm
	xor.b32  	%r824, %r1187, -2004318072;
	// begin inline asm
	lop3.b32 %r822, %r625, %r824, %r825, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r826, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r827, %r825, %r826;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r830, %r822, %r827;
	// end inline asm
	// begin inline asm
	lop3.b32 %r833, %r636, %r824, %r836, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r837, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r838, %r836, %r837;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r841, %r833, %r838;
	// end inline asm
	shr.u32 	%r846, %r824, 8;
	// begin inline asm
	lop3.b32 %r844, %r625, %r846, %r825, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r848, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r849, %r825, %r848;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r852, %r844, %r849;
	// end inline asm
	// begin inline asm
	lop3.b32 %r855, %r636, %r846, %r836, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r859, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r860, %r836, %r859;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r863, %r855, %r860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r889, %r207, %r830, %r798;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r886, %r207, %r841, %r804;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r898, %r207, %r852, %r810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r895, %r207, %r863, %r816;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r882, %r231;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r884, %r882, %r886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r887, %r228, %r889, %r884;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r891, %r231;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r893, %r891, %r895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r896, %r228, %r898, %r893;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r900, %r231, %r889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r903, %r228, %r886, %r900;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r907, %r231, %r898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r910, %r228, %r895, %r907;
	// end inline asm
	mov.u32 	%r922, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r941, %r938}, {%r286, %r292, %r289, %r295}, {%r887, %r903}, {%r922, %r922};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r950, %r947}, {%r286, %r292, %r289, %r295}, {%r896, %r910}, {%r922, %r922};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r934, %r336;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r936, %r934, %r938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r939, %r333, %r941, %r936;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r943, %r336;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r945, %r943, %r947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r948, %r333, %r950, %r945;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r952, %r336, %r941;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r955, %r333, %r938, %r952;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r959, %r336, %r950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r962, %r333, %r947, %r959;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r966, %r967}, {%r374, %r380, %r377, %r383}, {%r939, %r955}, {%r922, %r922};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r976, %r977}, {%r374, %r380, %r377, %r383}, {%r948, %r962}, {%r922, %r922};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r986, %r75, %r966;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r989, %r75, %r967;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r992, %r75, %r976;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r995, %r75, %r977;
	// end inline asm
	// begin inline asm
	mov.b32 %r998, {%rs68, %rs68};
	// end inline asm
	mov.u16 	%rs57, 18176;
	// begin inline asm
	mov.b32 %r999, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1000, %r986, %r998;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1003, %r1000, %r999;
	// end inline asm
	// begin inline asm
	mov.b32 %r1006, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1007, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1008, %r989, %r1006;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1011, %r1008, %r1007;
	// end inline asm
	// begin inline asm
	mov.b32 %r1014, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1015, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1016, %r992, %r1014;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1019, %r1016, %r1015;
	// end inline asm
	// begin inline asm
	mov.b32 %r1022, {%rs68, %rs68};
	// end inline asm
	// begin inline asm
	mov.b32 %r1023, {%rs57, %rs57};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1024, %r995, %r1022;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1027, %r1024, %r1023;
	// end inline asm
	// begin inline asm
	mov.b32 %r1033, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1032, %r1033, %r1031;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1035, %r1003, %r1032;
	// end inline asm
	// begin inline asm
	mov.b32 %r1038, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1039, %r1033, %r1038;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1042, %r1011, %r1039;
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1046, %r1033, %r1045;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1049, %r1019, %r1046;
	// end inline asm
	// begin inline asm
	mov.b32 %r1052, {%rs80, %rs80};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1053, %r1033, %r1052;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1056, %r1027, %r1053;
	// end inline asm
	mov.u32 	%r1062, 25152;
	// begin inline asm
	prmt.b32 %r1059, %r1035, %r1049, %r1062;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1063, %r1042, %r1056, %r1062;
	// end inline asm
	shl.b32 	%r1070, %r1063, 4;
	mov.u32 	%r1068, 252645135;
	// begin inline asm
	lop3.b32 %r1067, %r1068, %r1059, %r1070, 202;
	// end inline asm
	xor.b32  	%r1071, %r1067, -2004318072;
	st.shared.u32 	[%rd147], %r1071;
	add.s32 	%r1185, %r1185, -16;
	add.s64 	%rd147, %rd147, 2180;
	add.s64 	%rd146, %rd146, 2180;
	setp.eq.s32 	%p217, %r1185, 0;
	mov.u32 	%r1188, %r1175;
	@%p217 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_84;
$L__BB0_85:                             // %guard_exit8010
                                        //   in Loop: Header=BB0_83 Depth=1
	bar.sync 	0;
	or.b32  	%r115, %r68, %r58;
	ld.shared.u32 	%r1077, [%rd14];
	ld.shared.u32 	%r1078, [%rd15+128];
	ld.shared.u32 	%r1085, [%rd15+4];
	ld.shared.u32 	%r1086, [%rd15+132];
	ld.shared.u32 	%r1093, [%rd16];
	ld.shared.u32 	%r1094, [%rd17+128];
	ld.shared.u32 	%r1101, [%rd17+4];
	ld.shared.u32 	%r1102, [%rd17+132];
	ld.shared.u32 	%r1109, [%rd18];
	ld.shared.u32 	%r1110, [%rd19+128];
	ld.shared.u32 	%r1117, [%rd19+4];
	ld.shared.u32 	%r1118, [%rd19+132];
	ld.shared.u32 	%r1125, [%rd20];
	ld.shared.u32 	%r1126, [%rd21+128];
	ld.shared.u32 	%r1133, [%rd21+4];
	ld.shared.u32 	%r1134, [%rd21+132];
	// begin inline asm
	prmt.b32 %r1072, %r1077, %r1078, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1076, %r1077, %r1078, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1080, %r1085, %r1086, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1084, %r1085, %r1086, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1088, %r1093, %r1094, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1092, %r1093, %r1094, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1096, %r1101, %r1102, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1100, %r1101, %r1102, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1104, %r1109, %r1110, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1108, %r1109, %r1110, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1112, %r1117, %r1118, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1116, %r1117, %r1118, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1120, %r1125, %r1126, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1124, %r1125, %r1126, %r538;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1128, %r1133, %r1134, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1132, %r1133, %r1134, %r538;
	// end inline asm
	selp.b32 	%r1136, %r1076, %r1072, %p204;
	shfl.sync.bfly.b32	%r120, %r1136, 8, 31, -1;
	selp.b32 	%r1137, %r1084, %r1080, %p204;
	shfl.sync.bfly.b32	%r121, %r1137, 8, 31, -1;
	selp.b32 	%r1138, %r1092, %r1088, %p204;
	shfl.sync.bfly.b32	%r1139, %r1138, 8, 31, -1;
	selp.b32 	%r122, %r1088, %r1139, %p204;
	selp.b32 	%r123, %r1139, %r1092, %p204;
	selp.b32 	%r1140, %r1100, %r1096, %p204;
	shfl.sync.bfly.b32	%r1141, %r1140, 8, 31, -1;
	selp.b32 	%r124, %r1096, %r1141, %p204;
	selp.b32 	%r125, %r1141, %r1100, %p204;
	selp.b32 	%r1142, %r1108, %r1104, %p204;
	shfl.sync.bfly.b32	%r1143, %r1142, 8, 31, -1;
	selp.b32 	%r126, %r1104, %r1143, %p204;
	selp.b32 	%r127, %r1143, %r1108, %p204;
	selp.b32 	%r1144, %r1116, %r1112, %p204;
	shfl.sync.bfly.b32	%r1145, %r1144, 8, 31, -1;
	selp.b32 	%r128, %r1112, %r1145, %p204;
	selp.b32 	%r129, %r1145, %r1116, %p204;
	selp.b32 	%r1146, %r1124, %r1120, %p204;
	shfl.sync.bfly.b32	%r1147, %r1146, 8, 31, -1;
	selp.b32 	%r130, %r1120, %r1147, %p204;
	selp.b32 	%r131, %r1147, %r1124, %p204;
	selp.b32 	%r1148, %r1132, %r1128, %p204;
	shfl.sync.bfly.b32	%r1149, %r1148, 8, 31, -1;
	selp.b32 	%r132, %r1128, %r1149, %p204;
	selp.b32 	%r133, %r1149, %r1132, %p204;
	setp.gt.u32 	%p219, %r115, 47;
	shl.b32 	%r1168, %r115, 13;
	@%p219 bra 	$L__BB0_117;
// %bb.86:                              // %guard_exit8010.pass7551_crit_edge
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r1158, %r1168, %r61;
	or.b32  	%r1159, %r1158, %r62;
	or.b32  	%r1189, %r1159, %r64;
	bra.uni 	$L__BB0_118;
$L__BB0_119:                            // %L18023
	st.global.u32 	[%rd4], %r1167;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r1166, 2;
	st.global.u32 	[%rd4], %r1166;
	mov.u64 	%rd144, exception1598;
	cvta.global.u64 	%rd145, %rd144;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd145;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r135;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1165, 3;
	st.global.u32 	[%rd4], %r1165;
	mov.u64 	%rd142, exception1598;
	cvta.global.u64 	%rd143, %rd142;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r135;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd35, exception11618;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r135;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
