{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628216922119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628216922119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 05 19:28:39 2021 " "Processing started: Thu Aug 05 19:28:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628216922119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628216922119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dist2Sorter -c dist2Sorter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dist2Sorter -c dist2Sorter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628216922119 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628216922692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotimesmerge1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file twotimesmerge1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoTimesMerge1to2 " "Found entity 1: twoTimesMerge1to2" {  } { { "twoTimesMerge1to2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/twoTimesMerge1to2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16 " "Found entity 1: merge8to16" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922745 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a3 merge8to16.v 11 merge4to8.v(23) " "Verilog HDL macro warning at merge4to8.v(23): overriding existing definition for macro \"a3\", which was defined in \"merge8to16.v\", line 11" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "a4 merge8to16.v 12 merge4to8.v(24) " "Verilog HDL macro warning at merge4to8.v(24): overriding existing definition for macro \"a4\", which was defined in \"merge8to16.v\", line 12" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16.v 18 merge4to8.v(26) " "Verilog HDL macro warning at merge4to8.v(26): overriding existing definition for macro \"b1\", which was defined in \"merge8to16.v\", line 18" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16.v 19 merge4to8.v(27) " "Verilog HDL macro warning at merge4to8.v(27): overriding existing definition for macro \"b2\", which was defined in \"merge8to16.v\", line 19" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b3 merge8to16.v 20 merge4to8.v(28) " "Verilog HDL macro warning at merge4to8.v(28): overriding existing definition for macro \"b3\", which was defined in \"merge8to16.v\", line 20" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b4 merge8to16.v 21 merge4to8.v(29) " "Verilog HDL macro warning at merge4to8.v(29): overriding existing definition for macro \"b4\", which was defined in \"merge8to16.v\", line 21" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8 " "Found entity 1: merge4to8" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922749 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b1 merge8to16.v 18 merge2to4.v(12) " "Verilog HDL macro warning at merge2to4.v(12): overriding existing definition for macro \"b1\", which was defined in \"merge8to16.v\", line 18" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922751 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "b2 merge8to16.v 19 merge2to4.v(13) " "Verilog HDL macro warning at merge2to4.v(13): overriding existing definition for macro \"b2\", which was defined in \"merge8to16.v\", line 19" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1628216922752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4 " "Found entity 1: merge2to4" {  } { { "merge2to4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/square.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortingnetwork4.v 1 1 " "Found 1 design units, including 1 entities, in source file sortingnetwork4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortingNetwork4 " "Found entity 1: sortingNetwork4" {  } { { "sortingNetwork4.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/sortingNetwork4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm.v 1 1 " "Found 1 design units, including 1 entities, in source file norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "norm.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/norm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist2.v 1 1 " "Found 1 design units, including 1 entities, in source file dist2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dist2 " "Found entity 1: dist2" {  } { { "dist2.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.v 1 1 " "Found 1 design units, including 1 entities, in source file abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "abs.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/abs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist2sorter.v 1 1 " "Found 1 design units, including 1 entities, in source file dist2sorter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dist2Sorter " "Found entity 1: dist2Sorter" {  } { { "dist2Sorter.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2Sorter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regload.v 1 1 " "Found 1 design units, including 1 entities, in source file regload.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLoad " "Found entity 1: regLoad" {  } { { "regLoad.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/regLoad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge2to4_row.v 1 1 " "Found 1 design units, including 1 entities, in source file merge2to4_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge2to4_row " "Found entity 1: merge2to4_row" {  } { { "merge2to4_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4_row.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge.v 1 1 " "Found 1 design units, including 1 entities, in source file merge.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Found entity 1: merge" {  } { { "merge.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge4to8_row.v 1 1 " "Found 1 design units, including 1 entities, in source file merge4to8_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge4to8_row " "Found entity 1: merge4to8_row" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge8to16_row.v 1 1 " "Found 1 design units, including 1 entities, in source file merge8to16_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge8to16_row " "Found entity 1: merge8to16_row" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628216922788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628216922788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dist2Sorter " "Elaborating entity \"dist2Sorter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628216922830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dist2 dist2:dist2_0 " "Elaborating entity \"dist2\" for hierarchy \"dist2:dist2_0\"" {  } { { "dist2Sorter.v" "dist2_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2Sorter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm dist2:dist2_0\|norm:norm_0 " "Elaborating entity \"norm\" for hierarchy \"dist2:dist2_0\|norm:norm_0\"" {  } { { "dist2.v" "norm_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs dist2:dist2_0\|norm:norm_0\|abs:abs_0 " "Elaborating entity \"abs\" for hierarchy \"dist2:dist2_0\|norm:norm_0\|abs:abs_0\"" {  } { { "norm.v" "abs_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/norm.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square dist2:dist2_0\|norm:norm_0\|square:square_0 " "Elaborating entity \"square\" for hierarchy \"dist2:dist2_0\|norm:norm_0\|square:square_0\"" {  } { { "norm.v" "square_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/norm.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoTimesMerge1to2 twoTimesMerge1to2:merge1to2 " "Elaborating entity \"twoTimesMerge1to2\" for hierarchy \"twoTimesMerge1to2:merge1to2\"" {  } { { "dist2Sorter.v" "merge1to2" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2Sorter.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge merge:merge_0 " "Elaborating entity \"merge\" for hierarchy \"merge:merge_0\"" {  } { { "dist2Sorter.v" "merge_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/dist2Sorter.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge2to4_row merge:merge_0\|merge2to4_row:merge2to4_row_0 " "Elaborating entity \"merge2to4_row\" for hierarchy \"merge:merge_0\|merge2to4_row:merge2to4_row_0\"" {  } { { "merge.v" "merge2to4_row_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regLoad merge:merge_0\|merge2to4_row:merge2to4_row_0\|regLoad:regs\[0\].regLoad_0 " "Elaborating entity \"regLoad\" for hierarchy \"merge:merge_0\|merge2to4_row:merge2to4_row_0\|regLoad:regs\[0\].regLoad_0\"" {  } { { "merge2to4_row.v" "regs\[0\].regLoad_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4_row.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge2to4 merge:merge_0\|merge2to4_row:merge2to4_row_0\|merge2to4:merge2to4_row\[0\].merge2to4_0 " "Elaborating entity \"merge2to4\" for hierarchy \"merge:merge_0\|merge2to4_row:merge2to4_row_0\|merge2to4:merge2to4_row\[0\].merge2to4_0\"" {  } { { "merge2to4_row.v" "merge2to4_row\[0\].merge2to4_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4_row.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator merge:merge_0\|merge2to4_row:merge2to4_row_0\|merge2to4:merge2to4_row\[0\].merge2to4_0\|comparator:oddEvenMerge\[0\].comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"merge:merge_0\|merge2to4_row:merge2to4_row_0\|merge2to4:merge2to4_row\[0\].merge2to4_0\|comparator:oddEvenMerge\[0\].comparator_0\"" {  } { { "merge2to4.v" "oddEvenMerge\[0\].comparator_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge2to4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216922941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8_row merge:merge_0\|merge4to8_row:merge4to8_row_0 " "Elaborating entity \"merge4to8_row\" for hierarchy \"merge:merge_0\|merge4to8_row:merge4to8_row_0\"" {  } { { "merge.v" "merge4to8_row_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216923013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8_row.v(23) " "Verilog HDL or VHDL warning at merge4to8_row.v(23): object \"c1\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923015 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8_row.v(24) " "Verilog HDL or VHDL warning at merge4to8_row.v(24): object \"c2\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923016 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8_row.v(25) " "Verilog HDL or VHDL warning at merge4to8_row.v(25): object \"c3\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923016 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8_row.v(26) " "Verilog HDL or VHDL warning at merge4to8_row.v(26): object \"c4\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923016 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8_row.v(27) " "Verilog HDL or VHDL warning at merge4to8_row.v(27): object \"c5\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8_row.v(28) " "Verilog HDL or VHDL warning at merge4to8_row.v(28): object \"c6\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8_row.v(29) " "Verilog HDL or VHDL warning at merge4to8_row.v(29): object \"c7\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8_row.v(30) " "Verilog HDL or VHDL warning at merge4to8_row.v(30): object \"c8\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 merge4to8_row.v(31) " "Verilog HDL or VHDL warning at merge4to8_row.v(31): object \"c9\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 merge4to8_row.v(32) " "Verilog HDL or VHDL warning at merge4to8_row.v(32): object \"c10\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 merge4to8_row.v(33) " "Verilog HDL or VHDL warning at merge4to8_row.v(33): object \"c11\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 merge4to8_row.v(34) " "Verilog HDL or VHDL warning at merge4to8_row.v(34): object \"c12\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 merge4to8_row.v(35) " "Verilog HDL or VHDL warning at merge4to8_row.v(35): object \"c13\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923017 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 merge4to8_row.v(36) " "Verilog HDL or VHDL warning at merge4to8_row.v(36): object \"c14\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923018 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 merge4to8_row.v(37) " "Verilog HDL or VHDL warning at merge4to8_row.v(37): object \"c15\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923018 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 merge4to8_row.v(38) " "Verilog HDL or VHDL warning at merge4to8_row.v(38): object \"c16\" assigned a value but never read" {  } { { "merge4to8_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923018 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge4to8 merge:merge_0\|merge4to8_row:merge4to8_row_0\|merge4to8:merge4to8_row\[0\].merge4to8_0 " "Elaborating entity \"merge4to8\" for hierarchy \"merge:merge_0\|merge4to8_row:merge4to8_row_0\|merge4to8:merge4to8_row\[0\].merge4to8_0\"" {  } { { "merge4to8_row.v" "merge4to8_row\[0\].merge4to8_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8_row.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216923040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge4to8.v(87) " "Verilog HDL or VHDL warning at merge4to8.v(87): object \"c1\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge4to8.v(88) " "Verilog HDL or VHDL warning at merge4to8.v(88): object \"c2\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge4to8.v(89) " "Verilog HDL or VHDL warning at merge4to8.v(89): object \"c3\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge4to8.v(90) " "Verilog HDL or VHDL warning at merge4to8.v(90): object \"c4\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge4to8.v(91) " "Verilog HDL or VHDL warning at merge4to8.v(91): object \"c5\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge4to8.v(92) " "Verilog HDL or VHDL warning at merge4to8.v(92): object \"c6\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge4to8.v(93) " "Verilog HDL or VHDL warning at merge4to8.v(93): object \"c7\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923042 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge4to8.v(94) " "Verilog HDL or VHDL warning at merge4to8.v(94): object \"c8\" assigned a value but never read" {  } { { "merge4to8.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge4to8.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923043 "|dist2Sorter|merge:merge_0|merge4to8_row:merge4to8_row_0|merge4to8:merge4to8_row[0].merge4to8_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge8to16_row merge:merge_0\|merge8to16_row:merge8to16_row_0 " "Elaborating entity \"merge8to16_row\" for hierarchy \"merge:merge_0\|merge8to16_row:merge8to16_row_0\"" {  } { { "merge.v" "merge8to16_row_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216923143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge8to16_row.v(23) " "Verilog HDL or VHDL warning at merge8to16_row.v(23): object \"c1\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge8to16_row.v(24) " "Verilog HDL or VHDL warning at merge8to16_row.v(24): object \"c2\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge8to16_row.v(25) " "Verilog HDL or VHDL warning at merge8to16_row.v(25): object \"c3\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge8to16_row.v(26) " "Verilog HDL or VHDL warning at merge8to16_row.v(26): object \"c4\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge8to16_row.v(27) " "Verilog HDL or VHDL warning at merge8to16_row.v(27): object \"c5\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge8to16_row.v(28) " "Verilog HDL or VHDL warning at merge8to16_row.v(28): object \"c6\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge8to16_row.v(29) " "Verilog HDL or VHDL warning at merge8to16_row.v(29): object \"c7\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923146 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge8to16_row.v(30) " "Verilog HDL or VHDL warning at merge8to16_row.v(30): object \"c8\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 merge8to16_row.v(31) " "Verilog HDL or VHDL warning at merge8to16_row.v(31): object \"c9\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 merge8to16_row.v(32) " "Verilog HDL or VHDL warning at merge8to16_row.v(32): object \"c10\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 merge8to16_row.v(33) " "Verilog HDL or VHDL warning at merge8to16_row.v(33): object \"c11\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 merge8to16_row.v(34) " "Verilog HDL or VHDL warning at merge8to16_row.v(34): object \"c12\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 merge8to16_row.v(35) " "Verilog HDL or VHDL warning at merge8to16_row.v(35): object \"c13\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 merge8to16_row.v(36) " "Verilog HDL or VHDL warning at merge8to16_row.v(36): object \"c14\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 merge8to16_row.v(37) " "Verilog HDL or VHDL warning at merge8to16_row.v(37): object \"c15\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923147 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 merge8to16_row.v(38) " "Verilog HDL or VHDL warning at merge8to16_row.v(38): object \"c16\" assigned a value but never read" {  } { { "merge8to16_row.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923148 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge8to16 merge:merge_0\|merge8to16_row:merge8to16_row_0\|merge8to16:merge8to16_row\[0\].merge4to8_0 " "Elaborating entity \"merge8to16\" for hierarchy \"merge:merge_0\|merge8to16_row:merge8to16_row_0\|merge8to16:merge8to16_row\[0\].merge4to8_0\"" {  } { { "merge8to16_row.v" "merge8to16_row\[0\].merge4to8_0" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16_row.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628216923174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 merge8to16.v(84) " "Verilog HDL or VHDL warning at merge8to16.v(84): object \"c1\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923179 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 merge8to16.v(85) " "Verilog HDL or VHDL warning at merge8to16.v(85): object \"c2\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923179 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c3 merge8to16.v(86) " "Verilog HDL or VHDL warning at merge8to16.v(86): object \"c3\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923179 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 merge8to16.v(87) " "Verilog HDL or VHDL warning at merge8to16.v(87): object \"c4\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923179 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c5 merge8to16.v(88) " "Verilog HDL or VHDL warning at merge8to16.v(88): object \"c5\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923179 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c6 merge8to16.v(89) " "Verilog HDL or VHDL warning at merge8to16.v(89): object \"c6\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923180 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c7 merge8to16.v(90) " "Verilog HDL or VHDL warning at merge8to16.v(90): object \"c7\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923180 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c8 merge8to16.v(91) " "Verilog HDL or VHDL warning at merge8to16.v(91): object \"c8\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923180 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c9 merge8to16.v(93) " "Verilog HDL or VHDL warning at merge8to16.v(93): object \"c9\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923180 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10 merge8to16.v(94) " "Verilog HDL or VHDL warning at merge8to16.v(94): object \"c10\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 merge8to16.v(95) " "Verilog HDL or VHDL warning at merge8to16.v(95): object \"c11\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 merge8to16.v(96) " "Verilog HDL or VHDL warning at merge8to16.v(96): object \"c12\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c13 merge8to16.v(97) " "Verilog HDL or VHDL warning at merge8to16.v(97): object \"c13\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c14 merge8to16.v(98) " "Verilog HDL or VHDL warning at merge8to16.v(98): object \"c14\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 merge8to16.v(99) " "Verilog HDL or VHDL warning at merge8to16.v(99): object \"c15\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923181 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c16 merge8to16.v(100) " "Verilog HDL or VHDL warning at merge8to16.v(100): object \"c16\" assigned a value but never read" {  } { { "merge8to16.v" "" { Text "C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dist2Sorter/merge8to16.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628216923182 "|dist2Sorter|merge:merge_0|merge8to16_row:merge8to16_row_0|merge8to16:merge8to16_row[0].merge4to8_0"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628216923730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 05 19:28:43 2021 " "Processing ended: Thu Aug 05 19:28:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628216923730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628216923730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628216923730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628216923730 ""}
