-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Tue Dec  2 19:27:04 2025
-- Host        : BOOK-PDMLPL2P14 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub {c:/Users/ralph/Vivado projects/Digital
--               systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/axi_interconnect_0_stub.vhdl}
-- Design      : axi_interconnect_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity axi_interconnect_0 is
  Port ( 
    INTERCONNECT_ACLK : in STD_LOGIC;
    INTERCONNECT_ARESETN : in STD_LOGIC;
    S00_AXI_ARESET_OUT_N : out STD_LOGIC;
    S00_AXI_ACLK : in STD_LOGIC;
    S00_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_AWLOCK : in STD_LOGIC;
    S00_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_AWVALID : in STD_LOGIC;
    S00_AXI_AWREADY : out STD_LOGIC;
    S00_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_WLAST : in STD_LOGIC;
    S00_AXI_WVALID : in STD_LOGIC;
    S00_AXI_WREADY : out STD_LOGIC;
    S00_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_BVALID : out STD_LOGIC;
    S00_AXI_BREADY : in STD_LOGIC;
    S00_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_ARLOCK : in STD_LOGIC;
    S00_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_ARVALID : in STD_LOGIC;
    S00_AXI_ARREADY : out STD_LOGIC;
    S00_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_RLAST : out STD_LOGIC;
    S00_AXI_RVALID : out STD_LOGIC;
    S00_AXI_RREADY : in STD_LOGIC;
    S01_AXI_ARESET_OUT_N : out STD_LOGIC;
    S01_AXI_ACLK : in STD_LOGIC;
    S01_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_AWLOCK : in STD_LOGIC;
    S01_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_AWVALID : in STD_LOGIC;
    S01_AXI_AWREADY : out STD_LOGIC;
    S01_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_WLAST : in STD_LOGIC;
    S01_AXI_WVALID : in STD_LOGIC;
    S01_AXI_WREADY : out STD_LOGIC;
    S01_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_BVALID : out STD_LOGIC;
    S01_AXI_BREADY : in STD_LOGIC;
    S01_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_ARLOCK : in STD_LOGIC;
    S01_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_ARVALID : in STD_LOGIC;
    S01_AXI_ARREADY : out STD_LOGIC;
    S01_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_RLAST : out STD_LOGIC;
    S01_AXI_RVALID : out STD_LOGIC;
    S01_AXI_RREADY : in STD_LOGIC;
    M00_AXI_ARESET_OUT_N : out STD_LOGIC;
    M00_AXI_ACLK : in STD_LOGIC;
    M00_AXI_AWID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_AWLOCK : out STD_LOGIC;
    M00_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_AWVALID : out STD_LOGIC;
    M00_AXI_AWREADY : in STD_LOGIC;
    M00_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_WLAST : out STD_LOGIC;
    M00_AXI_WVALID : out STD_LOGIC;
    M00_AXI_WREADY : in STD_LOGIC;
    M00_AXI_BID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_BVALID : in STD_LOGIC;
    M00_AXI_BREADY : out STD_LOGIC;
    M00_AXI_ARID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_ARLOCK : out STD_LOGIC;
    M00_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_ARVALID : out STD_LOGIC;
    M00_AXI_ARREADY : in STD_LOGIC;
    M00_AXI_RID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_RLAST : in STD_LOGIC;
    M00_AXI_RVALID : in STD_LOGIC;
    M00_AXI_RREADY : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_interconnect_0 : entity is "axi_interconnect_0,axi_interconnect_v1_7_24_top,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of axi_interconnect_0 : entity is "axi_interconnect_0,axi_interconnect_v1_7_24_top,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_interconnect,x_ipVersion=1.7,x_ipCoreRevision=24,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_NUM_SLAVE_PORTS=2,C_THREAD_ID_WIDTH=0,C_THREAD_ID_PORT_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_SYNCHRONIZER_STAGE=3,C_S00_AXI_DATA_WIDTH=64,C_S01_AXI_DATA_WIDTH=64,C_S02_AXI_DATA_WIDTH=32,C_S03_AXI_DATA_WIDTH=64,C_S04_AXI_DATA_WIDTH=64,C_S05_AXI_DATA_WIDTH=32,C_S06_AXI_DATA_WIDTH=32,C_S07_AXI_DATA_WIDTH=32,C_S08_AXI_DATA_WIDTH=32,C_S09_AXI_DATA_WIDTH=32,C_S10_AXI_DATA_WIDTH=32,C_S11_AXI_DATA_WIDTH=32,C_S12_AXI_DATA_WIDTH=32,C_S13_AXI_DATA_WIDTH=32,C_S14_AXI_DATA_WIDTH=32,C_S15_AXI_DATA_WIDTH=32,C_M00_AXI_DATA_WIDTH=32,C_INTERCONNECT_DATA_WIDTH=32,C_S00_AXI_ACLK_RATIO=1_1,C_S01_AXI_ACLK_RATIO=1_1,C_S02_AXI_ACLK_RATIO=1_1,C_S03_AXI_ACLK_RATIO=1_1,C_S04_AXI_ACLK_RATIO=1_1,C_S05_AXI_ACLK_RATIO=1_1,C_S06_AXI_ACLK_RATIO=1_1,C_S07_AXI_ACLK_RATIO=1_1,C_S08_AXI_ACLK_RATIO=1_1,C_S09_AXI_ACLK_RATIO=1_1,C_S10_AXI_ACLK_RATIO=1_1,C_S11_AXI_ACLK_RATIO=1_1,C_S12_AXI_ACLK_RATIO=1_1,C_S13_AXI_ACLK_RATIO=1_1,C_S14_AXI_ACLK_RATIO=1_1,C_S15_AXI_ACLK_RATIO=1_1,C_S00_AXI_IS_ACLK_ASYNC=0,C_S01_AXI_IS_ACLK_ASYNC=0,C_S02_AXI_IS_ACLK_ASYNC=0,C_S03_AXI_IS_ACLK_ASYNC=0,C_S04_AXI_IS_ACLK_ASYNC=0,C_S05_AXI_IS_ACLK_ASYNC=0,C_S06_AXI_IS_ACLK_ASYNC=0,C_S07_AXI_IS_ACLK_ASYNC=0,C_S08_AXI_IS_ACLK_ASYNC=0,C_S09_AXI_IS_ACLK_ASYNC=0,C_S10_AXI_IS_ACLK_ASYNC=0,C_S11_AXI_IS_ACLK_ASYNC=0,C_S12_AXI_IS_ACLK_ASYNC=0,C_S13_AXI_IS_ACLK_ASYNC=0,C_S14_AXI_IS_ACLK_ASYNC=0,C_S15_AXI_IS_ACLK_ASYNC=0,C_M00_AXI_ACLK_RATIO=1_1,C_M00_AXI_IS_ACLK_ASYNC=0,C_S00_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S01_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S02_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S03_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S04_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S05_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S06_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S07_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S08_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S09_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S10_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S11_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S12_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S13_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S14_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S15_AXI_READ_WRITE_SUPPORT=READ/WRITE,C_S00_AXI_WRITE_ACCEPTANCE=1,C_S01_AXI_WRITE_ACCEPTANCE=1,C_S02_AXI_WRITE_ACCEPTANCE=1,C_S03_AXI_WRITE_ACCEPTANCE=1,C_S04_AXI_WRITE_ACCEPTANCE=1,C_S05_AXI_WRITE_ACCEPTANCE=1,C_S06_AXI_WRITE_ACCEPTANCE=1,C_S07_AXI_WRITE_ACCEPTANCE=1,C_S08_AXI_WRITE_ACCEPTANCE=1,C_S09_AXI_WRITE_ACCEPTANCE=1,C_S10_AXI_WRITE_ACCEPTANCE=1,C_S11_AXI_WRITE_ACCEPTANCE=1,C_S12_AXI_WRITE_ACCEPTANCE=1,C_S13_AXI_WRITE_ACCEPTANCE=1,C_S14_AXI_WRITE_ACCEPTANCE=1,C_S15_AXI_WRITE_ACCEPTANCE=1,C_S00_AXI_READ_ACCEPTANCE=1,C_S01_AXI_READ_ACCEPTANCE=1,C_S02_AXI_READ_ACCEPTANCE=1,C_S03_AXI_READ_ACCEPTANCE=1,C_S04_AXI_READ_ACCEPTANCE=1,C_S05_AXI_READ_ACCEPTANCE=1,C_S06_AXI_READ_ACCEPTANCE=1,C_S07_AXI_READ_ACCEPTANCE=1,C_S08_AXI_READ_ACCEPTANCE=1,C_S09_AXI_READ_ACCEPTANCE=1,C_S10_AXI_READ_ACCEPTANCE=1,C_S11_AXI_READ_ACCEPTANCE=1,C_S12_AXI_READ_ACCEPTANCE=1,C_S13_AXI_READ_ACCEPTANCE=1,C_S14_AXI_READ_ACCEPTANCE=1,C_S15_AXI_READ_ACCEPTANCE=1,C_M00_AXI_WRITE_ISSUING=1,C_M00_AXI_READ_ISSUING=1,C_S00_AXI_ARB_PRIORITY=0,C_S01_AXI_ARB_PRIORITY=0,C_S02_AXI_ARB_PRIORITY=0,C_S03_AXI_ARB_PRIORITY=0,C_S04_AXI_ARB_PRIORITY=0,C_S05_AXI_ARB_PRIORITY=0,C_S06_AXI_ARB_PRIORITY=0,C_S07_AXI_ARB_PRIORITY=0,C_S08_AXI_ARB_PRIORITY=0,C_S09_AXI_ARB_PRIORITY=0,C_S10_AXI_ARB_PRIORITY=0,C_S11_AXI_ARB_PRIORITY=0,C_S12_AXI_ARB_PRIORITY=0,C_S13_AXI_ARB_PRIORITY=0,C_S14_AXI_ARB_PRIORITY=0,C_S15_AXI_ARB_PRIORITY=0,C_S00_AXI_WRITE_FIFO_DEPTH=0,C_S01_AXI_WRITE_FIFO_DEPTH=0,C_S02_AXI_WRITE_FIFO_DEPTH=0,C_S03_AXI_WRITE_FIFO_DEPTH=0,C_S04_AXI_WRITE_FIFO_DEPTH=0,C_S05_AXI_WRITE_FIFO_DEPTH=0,C_S06_AXI_WRITE_FIFO_DEPTH=0,C_S07_AXI_WRITE_FIFO_DEPTH=0,C_S08_AXI_WRITE_FIFO_DEPTH=0,C_S09_AXI_WRITE_FIFO_DEPTH=0,C_S10_AXI_WRITE_FIFO_DEPTH=0,C_S11_AXI_WRITE_FIFO_DEPTH=0,C_S12_AXI_WRITE_FIFO_DEPTH=0,C_S13_AXI_WRITE_FIFO_DEPTH=0,C_S14_AXI_WRITE_FIFO_DEPTH=0,C_S15_AXI_WRITE_FIFO_DEPTH=0,C_S00_AXI_READ_FIFO_DEPTH=0,C_S01_AXI_READ_FIFO_DEPTH=0,C_S02_AXI_READ_FIFO_DEPTH=0,C_S03_AXI_READ_FIFO_DEPTH=0,C_S04_AXI_READ_FIFO_DEPTH=0,C_S05_AXI_READ_FIFO_DEPTH=0,C_S06_AXI_READ_FIFO_DEPTH=0,C_S07_AXI_READ_FIFO_DEPTH=0,C_S08_AXI_READ_FIFO_DEPTH=0,C_S09_AXI_READ_FIFO_DEPTH=0,C_S10_AXI_READ_FIFO_DEPTH=0,C_S11_AXI_READ_FIFO_DEPTH=0,C_S12_AXI_READ_FIFO_DEPTH=0,C_S13_AXI_READ_FIFO_DEPTH=0,C_S14_AXI_READ_FIFO_DEPTH=0,C_S15_AXI_READ_FIFO_DEPTH=0,C_M00_AXI_WRITE_FIFO_DEPTH=0,C_M00_AXI_READ_FIFO_DEPTH=0,C_S00_AXI_WRITE_FIFO_DELAY=0,C_S01_AXI_WRITE_FIFO_DELAY=0,C_S02_AXI_WRITE_FIFO_DELAY=0,C_S03_AXI_WRITE_FIFO_DELAY=0,C_S04_AXI_WRITE_FIFO_DELAY=0,C_S05_AXI_WRITE_FIFO_DELAY=0,C_S06_AXI_WRITE_FIFO_DELAY=0,C_S07_AXI_WRITE_FIFO_DELAY=0,C_S08_AXI_WRITE_FIFO_DELAY=0,C_S09_AXI_WRITE_FIFO_DELAY=0,C_S10_AXI_WRITE_FIFO_DELAY=0,C_S11_AXI_WRITE_FIFO_DELAY=0,C_S12_AXI_WRITE_FIFO_DELAY=0,C_S13_AXI_WRITE_FIFO_DELAY=0,C_S14_AXI_WRITE_FIFO_DELAY=0,C_S15_AXI_WRITE_FIFO_DELAY=0,C_S00_AXI_READ_FIFO_DELAY=0,C_S01_AXI_READ_FIFO_DELAY=0,C_S02_AXI_READ_FIFO_DELAY=0,C_S03_AXI_READ_FIFO_DELAY=0,C_S04_AXI_READ_FIFO_DELAY=0,C_S05_AXI_READ_FIFO_DELAY=0,C_S06_AXI_READ_FIFO_DELAY=0,C_S07_AXI_READ_FIFO_DELAY=0,C_S08_AXI_READ_FIFO_DELAY=0,C_S09_AXI_READ_FIFO_DELAY=0,C_S10_AXI_READ_FIFO_DELAY=0,C_S11_AXI_READ_FIFO_DELAY=0,C_S12_AXI_READ_FIFO_DELAY=0,C_S13_AXI_READ_FIFO_DELAY=0,C_S14_AXI_READ_FIFO_DELAY=0,C_S15_AXI_READ_FIFO_DELAY=0,C_M00_AXI_WRITE_FIFO_DELAY=0,C_M00_AXI_READ_FIFO_DELAY=0,C_S00_AXI_REGISTER=0,C_S01_AXI_REGISTER=0,C_S02_AXI_REGISTER=0,C_S03_AXI_REGISTER=0,C_S04_AXI_REGISTER=0,C_S05_AXI_REGISTER=0,C_S06_AXI_REGISTER=0,C_S07_AXI_REGISTER=0,C_S08_AXI_REGISTER=0,C_S09_AXI_REGISTER=0,C_S10_AXI_REGISTER=0,C_S11_AXI_REGISTER=0,C_S12_AXI_REGISTER=0,C_S13_AXI_REGISTER=0,C_S14_AXI_REGISTER=0,C_S15_AXI_REGISTER=0,C_M00_AXI_REGISTER=0}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_interconnect_0 : entity is "yes";
end axi_interconnect_0;

architecture stub of axi_interconnect_0 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "INTERCONNECT_ACLK,INTERCONNECT_ARESETN,S00_AXI_ARESET_OUT_N,S00_AXI_ACLK,S00_AXI_AWID[0:0],S00_AXI_AWADDR[31:0],S00_AXI_AWLEN[7:0],S00_AXI_AWSIZE[2:0],S00_AXI_AWBURST[1:0],S00_AXI_AWLOCK,S00_AXI_AWCACHE[3:0],S00_AXI_AWPROT[2:0],S00_AXI_AWQOS[3:0],S00_AXI_AWVALID,S00_AXI_AWREADY,S00_AXI_WDATA[63:0],S00_AXI_WSTRB[7:0],S00_AXI_WLAST,S00_AXI_WVALID,S00_AXI_WREADY,S00_AXI_BID[0:0],S00_AXI_BRESP[1:0],S00_AXI_BVALID,S00_AXI_BREADY,S00_AXI_ARID[0:0],S00_AXI_ARADDR[31:0],S00_AXI_ARLEN[7:0],S00_AXI_ARSIZE[2:0],S00_AXI_ARBURST[1:0],S00_AXI_ARLOCK,S00_AXI_ARCACHE[3:0],S00_AXI_ARPROT[2:0],S00_AXI_ARQOS[3:0],S00_AXI_ARVALID,S00_AXI_ARREADY,S00_AXI_RID[0:0],S00_AXI_RDATA[63:0],S00_AXI_RRESP[1:0],S00_AXI_RLAST,S00_AXI_RVALID,S00_AXI_RREADY,S01_AXI_ARESET_OUT_N,S01_AXI_ACLK,S01_AXI_AWID[0:0],S01_AXI_AWADDR[31:0],S01_AXI_AWLEN[7:0],S01_AXI_AWSIZE[2:0],S01_AXI_AWBURST[1:0],S01_AXI_AWLOCK,S01_AXI_AWCACHE[3:0],S01_AXI_AWPROT[2:0],S01_AXI_AWQOS[3:0],S01_AXI_AWVALID,S01_AXI_AWREADY,S01_AXI_WDATA[63:0],S01_AXI_WSTRB[7:0],S01_AXI_WLAST,S01_AXI_WVALID,S01_AXI_WREADY,S01_AXI_BID[0:0],S01_AXI_BRESP[1:0],S01_AXI_BVALID,S01_AXI_BREADY,S01_AXI_ARID[0:0],S01_AXI_ARADDR[31:0],S01_AXI_ARLEN[7:0],S01_AXI_ARSIZE[2:0],S01_AXI_ARBURST[1:0],S01_AXI_ARLOCK,S01_AXI_ARCACHE[3:0],S01_AXI_ARPROT[2:0],S01_AXI_ARQOS[3:0],S01_AXI_ARVALID,S01_AXI_ARREADY,S01_AXI_RID[0:0],S01_AXI_RDATA[63:0],S01_AXI_RRESP[1:0],S01_AXI_RLAST,S01_AXI_RVALID,S01_AXI_RREADY,M00_AXI_ARESET_OUT_N,M00_AXI_ACLK,M00_AXI_AWID[3:0],M00_AXI_AWADDR[31:0],M00_AXI_AWLEN[7:0],M00_AXI_AWSIZE[2:0],M00_AXI_AWBURST[1:0],M00_AXI_AWLOCK,M00_AXI_AWCACHE[3:0],M00_AXI_AWPROT[2:0],M00_AXI_AWQOS[3:0],M00_AXI_AWVALID,M00_AXI_AWREADY,M00_AXI_WDATA[31:0],M00_AXI_WSTRB[3:0],M00_AXI_WLAST,M00_AXI_WVALID,M00_AXI_WREADY,M00_AXI_BID[3:0],M00_AXI_BRESP[1:0],M00_AXI_BVALID,M00_AXI_BREADY,M00_AXI_ARID[3:0],M00_AXI_ARADDR[31:0],M00_AXI_ARLEN[7:0],M00_AXI_ARSIZE[2:0],M00_AXI_ARBURST[1:0],M00_AXI_ARLOCK,M00_AXI_ARCACHE[3:0],M00_AXI_ARPROT[2:0],M00_AXI_ARQOS[3:0],M00_AXI_ARVALID,M00_AXI_ARREADY,M00_AXI_RID[3:0],M00_AXI_RDATA[31:0],M00_AXI_RRESP[1:0],M00_AXI_RLAST,M00_AXI_RVALID,M00_AXI_RREADY";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INTERCONNECT_ACLK : signal is "xilinx.com:signal:clock:1.0 INTERCONNECT_CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of INTERCONNECT_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of INTERCONNECT_ACLK : signal is "XIL_INTERFACENAME INTERCONNECT_CLK, ASSOCIATED_RESET INTERCONNECT_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of INTERCONNECT_ARESETN : signal is "xilinx.com:signal:reset:1.0 INTERCONNECT_RST RST";
  attribute X_INTERFACE_MODE of INTERCONNECT_ARESETN : signal is "slave";
  attribute X_INTERFACE_PARAMETER of INTERCONNECT_ARESETN : signal is "XIL_INTERFACENAME INTERCONNECT_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S00_CLK CLK";
  attribute X_INTERFACE_MODE of S00_AXI_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S00_AXI_ACLK : signal is "XIL_INTERFACENAME S00_CLK, ASSOCIATED_BUSIF AXI4_SLAVE_S00_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWID";
  attribute X_INTERFACE_MODE of S00_AXI_AWID : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S00_AXI_AWID : signal is "XIL_INTERFACENAME AXI4_SLAVE_S00_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of S00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of S00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of S00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of S00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of S00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of S00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of S00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WDATA";
  attribute X_INTERFACE_INFO of S00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of S00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WLAST";
  attribute X_INTERFACE_INFO of S00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WVALID";
  attribute X_INTERFACE_INFO of S00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI WREADY";
  attribute X_INTERFACE_INFO of S00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BID";
  attribute X_INTERFACE_INFO of S00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BRESP";
  attribute X_INTERFACE_INFO of S00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BVALID";
  attribute X_INTERFACE_INFO of S00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI BREADY";
  attribute X_INTERFACE_INFO of S00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARID";
  attribute X_INTERFACE_INFO of S00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of S00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of S00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of S00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of S00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of S00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of S00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of S00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of S00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of S00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of S00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RID";
  attribute X_INTERFACE_INFO of S00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RDATA";
  attribute X_INTERFACE_INFO of S00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RRESP";
  attribute X_INTERFACE_INFO of S00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RLAST";
  attribute X_INTERFACE_INFO of S00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RVALID";
  attribute X_INTERFACE_INFO of S00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S00_AXI RREADY";
  attribute X_INTERFACE_INFO of S01_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 S01_CLK CLK";
  attribute X_INTERFACE_MODE of S01_AXI_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S01_AXI_ACLK : signal is "XIL_INTERFACENAME S01_CLK, ASSOCIATED_BUSIF AXI4_SLAVE_S01_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S01_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWID";
  attribute X_INTERFACE_MODE of S01_AXI_AWID : signal is "slave";
  attribute X_INTERFACE_PARAMETER of S01_AXI_AWID : signal is "XIL_INTERFACENAME AXI4_SLAVE_S01_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S01_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWADDR";
  attribute X_INTERFACE_INFO of S01_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWLEN";
  attribute X_INTERFACE_INFO of S01_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWSIZE";
  attribute X_INTERFACE_INFO of S01_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWBURST";
  attribute X_INTERFACE_INFO of S01_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWLOCK";
  attribute X_INTERFACE_INFO of S01_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWCACHE";
  attribute X_INTERFACE_INFO of S01_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWPROT";
  attribute X_INTERFACE_INFO of S01_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWQOS";
  attribute X_INTERFACE_INFO of S01_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWVALID";
  attribute X_INTERFACE_INFO of S01_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI AWREADY";
  attribute X_INTERFACE_INFO of S01_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WDATA";
  attribute X_INTERFACE_INFO of S01_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WSTRB";
  attribute X_INTERFACE_INFO of S01_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WLAST";
  attribute X_INTERFACE_INFO of S01_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WVALID";
  attribute X_INTERFACE_INFO of S01_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI WREADY";
  attribute X_INTERFACE_INFO of S01_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BID";
  attribute X_INTERFACE_INFO of S01_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BRESP";
  attribute X_INTERFACE_INFO of S01_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BVALID";
  attribute X_INTERFACE_INFO of S01_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI BREADY";
  attribute X_INTERFACE_INFO of S01_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARID";
  attribute X_INTERFACE_INFO of S01_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARADDR";
  attribute X_INTERFACE_INFO of S01_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARLEN";
  attribute X_INTERFACE_INFO of S01_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARSIZE";
  attribute X_INTERFACE_INFO of S01_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARBURST";
  attribute X_INTERFACE_INFO of S01_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARLOCK";
  attribute X_INTERFACE_INFO of S01_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARCACHE";
  attribute X_INTERFACE_INFO of S01_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARPROT";
  attribute X_INTERFACE_INFO of S01_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARQOS";
  attribute X_INTERFACE_INFO of S01_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARVALID";
  attribute X_INTERFACE_INFO of S01_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI ARREADY";
  attribute X_INTERFACE_INFO of S01_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RID";
  attribute X_INTERFACE_INFO of S01_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RDATA";
  attribute X_INTERFACE_INFO of S01_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RRESP";
  attribute X_INTERFACE_INFO of S01_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RLAST";
  attribute X_INTERFACE_INFO of S01_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RVALID";
  attribute X_INTERFACE_INFO of S01_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_SLAVE_S01_AXI RREADY";
  attribute X_INTERFACE_INFO of M00_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 M00_CLK CLK";
  attribute X_INTERFACE_MODE of M00_AXI_ACLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER of M00_AXI_ACLK : signal is "XIL_INTERFACENAME M00_CLK, ASSOCIATED_BUSIF AXI4_MASTER_M00_AXI, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWID";
  attribute X_INTERFACE_MODE of M00_AXI_AWID : signal is "master";
  attribute X_INTERFACE_PARAMETER of M00_AXI_AWID : signal is "XIL_INTERFACENAME AXI4_MASTER_M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 4, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M00_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWADDR";
  attribute X_INTERFACE_INFO of M00_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLEN";
  attribute X_INTERFACE_INFO of M00_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWBURST";
  attribute X_INTERFACE_INFO of M00_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWPROT";
  attribute X_INTERFACE_INFO of M00_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWQOS";
  attribute X_INTERFACE_INFO of M00_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWVALID";
  attribute X_INTERFACE_INFO of M00_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI AWREADY";
  attribute X_INTERFACE_INFO of M00_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WDATA";
  attribute X_INTERFACE_INFO of M00_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WSTRB";
  attribute X_INTERFACE_INFO of M00_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WLAST";
  attribute X_INTERFACE_INFO of M00_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WVALID";
  attribute X_INTERFACE_INFO of M00_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI WREADY";
  attribute X_INTERFACE_INFO of M00_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BID";
  attribute X_INTERFACE_INFO of M00_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BRESP";
  attribute X_INTERFACE_INFO of M00_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BVALID";
  attribute X_INTERFACE_INFO of M00_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI BREADY";
  attribute X_INTERFACE_INFO of M00_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARID";
  attribute X_INTERFACE_INFO of M00_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARADDR";
  attribute X_INTERFACE_INFO of M00_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLEN";
  attribute X_INTERFACE_INFO of M00_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of M00_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARBURST";
  attribute X_INTERFACE_INFO of M00_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of M00_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of M00_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARPROT";
  attribute X_INTERFACE_INFO of M00_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARQOS";
  attribute X_INTERFACE_INFO of M00_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARVALID";
  attribute X_INTERFACE_INFO of M00_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI ARREADY";
  attribute X_INTERFACE_INFO of M00_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RID";
  attribute X_INTERFACE_INFO of M00_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RDATA";
  attribute X_INTERFACE_INFO of M00_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RRESP";
  attribute X_INTERFACE_INFO of M00_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RLAST";
  attribute X_INTERFACE_INFO of M00_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RVALID";
  attribute X_INTERFACE_INFO of M00_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 AXI4_MASTER_M00_AXI RREADY";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "axi_interconnect_v1_7_24_top,Vivado 2024.2";
begin
end;
