static inline int F_1 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = V_2 ; V_1 < V_3 ; V_1 ++ )\r\nif ( V_4 [ V_1 ] == V_5 )\r\nreturn V_1 ;\r\nreturn - V_6 ;\r\n}\r\nstatic inline int F_2 ( T_1 V_7 )\r\n{\r\nT_1 V_8 ;\r\nint V_9 , V_10 ;\r\nF_3 ( & V_8 , & V_7 , V_11 ) ;\r\nif ( F_4 ( V_8 ) )\r\nreturn - V_12 ;\r\nfor ( V_9 = 0 ; V_9 < V_13 ; V_9 ++ ) {\r\nV_10 = V_2 + V_9 ;\r\nF_5 ( V_8 , V_7 , V_14 [ V_10 ] ) ;\r\nif ( ! F_4 ( V_8 ) )\r\ncontinue;\r\nreturn V_10 ;\r\n}\r\nreturn - V_6 ;\r\n}\r\nstatic int F_6 ( int V_1 , int V_10 , T_1 V_7 )\r\n{\r\nT_1 V_8 ;\r\nint V_15 ;\r\nstruct V_16 * V_17 = & V_16 [ V_1 ] ;\r\nF_7 ( ( unsigned ) V_1 >= V_3 ) ;\r\nF_7 ( ( unsigned ) V_10 >= V_18 ) ;\r\nF_3 ( & V_8 , & V_7 , V_11 ) ;\r\nif ( F_4 ( V_8 ) )\r\nreturn - V_12 ;\r\nif ( ( V_17 -> V_10 == V_10 ) && F_8 ( V_17 -> V_7 , V_7 ) )\r\nreturn 0 ;\r\nif ( V_17 -> V_10 != V_19 )\r\nreturn - V_20 ;\r\nF_9 (cpu, mask)\r\nF_10 ( V_21 , V_15 ) [ V_10 ] = V_1 ;\r\nV_17 -> V_10 = V_10 ;\r\nV_17 -> V_7 = V_7 ;\r\nV_4 [ V_1 ] = V_22 ;\r\nF_11 ( V_14 [ V_10 ] , V_14 [ V_10 ] , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nint F_12 ( int V_1 , int V_10 , T_1 V_7 )\r\n{\r\nunsigned long V_23 ;\r\nint V_24 ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nV_24 = F_6 ( V_1 , V_10 , V_7 ) ;\r\nF_14 ( & V_25 , V_23 ) ;\r\nreturn V_24 ;\r\n}\r\nstatic void F_15 ( int V_1 )\r\n{\r\nint V_10 , V_15 ;\r\nT_1 V_8 ;\r\nT_1 V_7 ;\r\nstruct V_16 * V_17 = & V_16 [ V_1 ] ;\r\nF_7 ( ( unsigned ) V_1 >= V_3 ) ;\r\nF_7 ( V_17 -> V_10 == V_19 ) ;\r\nV_10 = V_17 -> V_10 ;\r\nV_7 = V_17 -> V_7 ;\r\nF_3 ( & V_8 , & V_17 -> V_7 , V_11 ) ;\r\nF_9 (cpu, mask)\r\nF_10 ( V_21 , V_15 ) [ V_10 ] = - 1 ;\r\nV_17 -> V_10 = V_19 ;\r\nV_17 -> V_7 = V_26 ;\r\nV_4 [ V_1 ] = V_5 ;\r\nF_16 ( V_14 [ V_10 ] , V_14 [ V_10 ] , V_7 ) ;\r\n}\r\nstatic void F_17 ( int V_1 )\r\n{\r\nunsigned long V_23 ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nF_15 ( V_1 ) ;\r\nF_14 ( & V_25 , V_23 ) ;\r\n}\r\nint\r\nF_18 ( int V_1 )\r\n{\r\nunsigned long V_23 ;\r\nint V_10 , V_15 ;\r\nT_1 V_7 = V_26 ;\r\nV_10 = - V_6 ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nF_19 (cpu) {\r\nV_7 = F_20 ( V_15 ) ;\r\nV_10 = F_2 ( V_7 ) ;\r\nif ( V_10 >= 0 )\r\nbreak;\r\n}\r\nif ( V_10 < 0 )\r\ngoto V_27;\r\nif ( V_1 == V_28 )\r\nV_1 = V_10 ;\r\nF_7 ( F_6 ( V_1 , V_10 , V_7 ) ) ;\r\nV_27:\r\nF_14 ( & V_25 , V_23 ) ;\r\nreturn V_10 ;\r\n}\r\nvoid\r\nF_21 ( int V_10 )\r\n{\r\nif ( V_10 < V_2 ||\r\nV_10 > V_29 )\r\nreturn;\r\nF_17 ( V_10 ) ;\r\n}\r\nint\r\nF_22 ( int V_10 )\r\n{\r\nif ( V_10 < V_2 ||\r\nV_10 > V_29 )\r\nreturn - V_12 ;\r\nreturn ! ! F_12 ( V_10 , V_10 , V_30 ) ;\r\n}\r\nvoid F_23 ( int V_15 )\r\n{\r\nint V_1 , V_10 ;\r\nfor ( V_10 = 0 ; V_10 < V_18 ; ++ V_10 )\r\nF_10 ( V_21 , V_15 ) [ V_10 ] = - 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_3 ; ++ V_1 ) {\r\nif ( ! F_24 ( V_15 , V_16 [ V_1 ] . V_7 ) )\r\ncontinue;\r\nV_10 = F_25 ( V_1 ) ;\r\nF_10 ( V_21 , V_15 ) [ V_10 ] = V_1 ;\r\n}\r\n}\r\nstatic T_1 F_20 ( int V_15 )\r\n{\r\nif ( V_31 == V_32 )\r\nreturn F_26 ( V_15 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic int F_27 ( int V_1 , int V_15 )\r\n{\r\nstruct V_16 * V_17 = & V_16 [ V_1 ] ;\r\nint V_10 ;\r\nT_1 V_7 ;\r\nif ( V_17 -> V_33 || V_17 -> V_34 )\r\nreturn - V_20 ;\r\nif ( V_17 -> V_10 == V_19 || ! F_28 ( V_15 ) )\r\nreturn - V_12 ;\r\nif ( F_24 ( V_15 , V_17 -> V_7 ) )\r\nreturn 0 ;\r\nV_7 = F_20 ( V_15 ) ;\r\nV_10 = F_2 ( V_7 ) ;\r\nif ( V_10 < 0 )\r\nreturn - V_6 ;\r\nV_17 -> V_33 = 1 ;\r\nV_17 -> V_35 = V_17 -> V_7 ;\r\nV_17 -> V_10 = V_19 ;\r\nV_17 -> V_7 = V_26 ;\r\nF_7 ( F_6 ( V_1 , V_10 , V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nint F_29 ( int V_1 , int V_15 )\r\n{\r\nunsigned long V_23 ;\r\nint V_24 ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nV_24 = F_27 ( V_1 , V_15 ) ;\r\nF_14 ( & V_25 , V_23 ) ;\r\nreturn V_24 ;\r\n}\r\nvoid F_30 ( unsigned V_1 )\r\n{\r\nstruct V_16 * V_17 = & V_16 [ V_1 ] ;\r\nT_1 V_36 ;\r\nint V_37 ;\r\nif ( F_31 ( ! V_17 -> V_33 ) )\r\nreturn;\r\nif ( F_32 ( F_24 ( F_33 () , V_17 -> V_35 ) ) )\r\nreturn;\r\nF_3 ( & V_36 , & V_17 -> V_35 , V_11 ) ;\r\nV_17 -> V_34 = F_34 ( V_36 ) ;\r\nF_9 (i, cleanup_mask)\r\nF_35 ( V_37 , V_38 , V_39 , 0 ) ;\r\nV_17 -> V_33 = 0 ;\r\n}\r\nstatic T_2 F_36 ( int V_1 , void * V_40 )\r\n{\r\nint V_41 = F_33 () ;\r\nT_3 V_10 ;\r\nunsigned long V_23 ;\r\nfor ( V_10 = V_2 ;\r\nV_10 < V_29 ; V_10 ++ ) {\r\nint V_1 ;\r\nstruct V_42 * V_43 ;\r\nstruct V_16 * V_17 ;\r\nV_1 = F_37 ( V_21 [ V_10 ] ) ;\r\nif ( V_1 < 0 )\r\ncontinue;\r\nV_43 = F_38 ( V_1 ) ;\r\nV_17 = V_16 + V_1 ;\r\nF_39 ( & V_43 -> V_44 ) ;\r\nif ( ! V_17 -> V_34 )\r\ngoto V_45;\r\nif ( ! F_24 ( V_41 , V_17 -> V_35 ) )\r\ngoto V_45;\r\nF_13 ( & V_25 , V_23 ) ;\r\nF_40 ( V_21 [ V_10 ] , - 1 ) ;\r\nF_41 ( V_41 , V_14 [ V_10 ] ) ;\r\nF_14 ( & V_25 , V_23 ) ;\r\nV_17 -> V_34 -- ;\r\nV_45:\r\nF_42 ( & V_43 -> V_44 ) ;\r\n}\r\nreturn V_46 ;\r\n}\r\nstatic int T_4 F_43 ( char * V_47 )\r\n{\r\nif ( ! V_47 )\r\nreturn - V_12 ;\r\nif ( ! strcmp ( V_47 , L_1 ) ) {\r\nV_31 = V_32 ;\r\nV_48 = 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_20 ( int V_15 )\r\n{\r\nreturn V_30 ;\r\n}\r\nvoid F_44 ( unsigned int V_1 )\r\n{\r\nunsigned long V_23 ;\r\nF_45 ( V_1 ) ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nF_15 ( V_1 ) ;\r\nV_4 [ V_1 ] = V_49 ;\r\nF_14 ( & V_25 , V_23 ) ;\r\n}\r\nint F_46 ( void )\r\n{\r\nunsigned long V_23 ;\r\nint V_1 , V_10 , V_15 ;\r\nT_1 V_7 = V_26 ;\r\nV_1 = V_10 = - V_6 ;\r\nF_13 ( & V_25 , V_23 ) ;\r\nF_19 (cpu) {\r\nV_7 = F_20 ( V_15 ) ;\r\nV_10 = F_2 ( V_7 ) ;\r\nif ( V_10 >= 0 )\r\nbreak;\r\n}\r\nif ( V_10 < 0 )\r\ngoto V_27;\r\nV_1 = F_1 () ;\r\nif ( V_1 < 0 )\r\ngoto V_27;\r\nF_7 ( F_6 ( V_1 , V_10 , V_7 ) ) ;\r\nV_27:\r\nF_14 ( & V_25 , V_23 ) ;\r\nif ( V_1 >= 0 )\r\nF_45 ( V_1 ) ;\r\nreturn V_1 ;\r\n}\r\nvoid F_47 ( unsigned int V_1 )\r\n{\r\nF_45 ( V_1 ) ;\r\nF_17 ( V_1 ) ;\r\n}\r\nvoid\r\nF_48 ( T_3 V_10 , struct V_50 * V_51 )\r\n{\r\nstruct V_50 * V_52 = F_49 ( V_51 ) ;\r\nunsigned long V_53 ;\r\n#if V_54\r\n{\r\nunsigned long V_55 , V_56 ;\r\nV_55 = F_50 ( V_57 ) ;\r\nV_56 = F_50 ( V_58 ) ;\r\nif ( ( V_56 - V_55 ) < 1024 ) {\r\nstatic F_51 ( V_59 , 5 * V_60 , 5 ) ;\r\nif ( F_52 ( & V_59 ) ) {\r\nF_53 ( L_2\r\nL_3\r\nL_4 , V_55 , V_56 ) ;\r\n}\r\n}\r\n}\r\n#endif\r\nF_54 () ;\r\nV_53 = F_50 ( V_61 ) ;\r\nF_55 () ;\r\nwhile ( V_10 != V_62 ) {\r\nint V_1 = F_56 ( V_10 ) ;\r\nif ( F_32 ( F_57 ( V_10 ) ) ) {\r\nF_58 () ;\r\nF_59 ( V_1 ) ;\r\n} else if ( F_32 ( F_60 ( V_10 ) ) ) {\r\nF_61 () ;\r\nF_59 ( V_1 ) ;\r\n} else {\r\nF_62 ( V_61 , V_10 ) ;\r\nF_55 () ;\r\nif ( F_32 ( V_1 < 0 ) ) {\r\nF_53 ( V_63 L_5\r\nL_6\r\nL_7 , V_64 , V_10 ,\r\nF_33 () ) ;\r\n} else\r\nF_63 ( V_1 ) ;\r\nF_64 () ;\r\nF_62 ( V_61 , V_53 ) ;\r\n}\r\nF_65 () ;\r\nV_10 = F_66 () ;\r\n}\r\nF_67 () ;\r\nF_49 ( V_52 ) ;\r\n}\r\nvoid F_68 ( void )\r\n{\r\nT_3 V_10 ;\r\nunsigned long V_53 ;\r\nextern unsigned int V_65 [ V_3 ] ;\r\nV_10 = F_66 () ;\r\nF_54 () ;\r\nV_53 = F_50 ( V_61 ) ;\r\nF_55 () ;\r\nwhile ( V_10 != V_62 ) {\r\nint V_1 = F_56 ( V_10 ) ;\r\nif ( F_32 ( F_57 ( V_10 ) ) ) {\r\nF_58 () ;\r\nF_59 ( V_1 ) ;\r\n} else if ( F_32 ( F_60 ( V_10 ) ) ) {\r\nF_59 ( V_1 ) ;\r\n} else {\r\nstruct V_50 * V_52 = F_49 ( NULL ) ;\r\nF_62 ( V_61 , V_10 ) ;\r\nF_55 () ;\r\nif ( F_32 ( V_1 < 0 ) ) {\r\nF_53 ( V_63 L_5\r\nL_8\r\nL_9 , V_64 , V_10 ,\r\nF_33 () ) ;\r\n} else {\r\nV_65 [ V_1 ] = 0 ;\r\nF_63 ( V_1 ) ;\r\n}\r\nF_49 ( V_52 ) ;\r\nF_64 () ;\r\nF_62 ( V_61 , V_53 ) ;\r\n}\r\nF_65 () ;\r\nV_10 = F_66 () ;\r\n}\r\nF_67 () ;\r\n}\r\nstatic T_2 F_69 ( int V_1 , void * V_40 )\r\n{\r\nF_70 () ;\r\n}\r\nvoid\r\nF_71 ( T_3 V_66 , struct V_67 * V_68 )\r\n{\r\nunsigned int V_1 ;\r\nV_1 = V_66 ;\r\nF_7 ( F_12 ( V_1 , V_66 , V_30 ) ) ;\r\nF_72 ( V_1 , V_69 ) ;\r\nF_73 ( V_1 , & V_70 ) ;\r\nif ( V_68 )\r\nF_74 ( V_1 , V_68 ) ;\r\nF_75 ( V_1 , V_71 ) ;\r\n}\r\nvoid T_4\r\nF_76 ( void )\r\n{\r\n#ifdef F_77\r\nF_78 ( V_72 , & V_73 ) ;\r\nF_78 ( V_74 , & V_75 ) ;\r\nF_78 ( V_76 , & V_77 ) ;\r\n#endif\r\n}\r\nvoid T_4\r\nF_79 ( void )\r\n{\r\n#ifdef F_80\r\nF_81 () ;\r\n#endif\r\nF_82 () ;\r\nF_78 ( V_62 , NULL ) ;\r\n#ifdef F_77\r\n#if F_83 ( V_78 ) || F_83 ( V_79 )\r\nif ( V_31 != V_80 )\r\nF_78 ( V_38 , & V_81 ) ;\r\n#endif\r\n#endif\r\n#ifdef F_84\r\nF_85 () ;\r\n#endif\r\nF_86 () ;\r\n}\r\nvoid\r\nF_87 ( int V_15 , int V_10 , int V_82 , int V_83 )\r\n{\r\nvoid T_5 * V_84 ;\r\nunsigned long V_85 ;\r\nunsigned long V_86 ;\r\nV_86 = F_88 ( V_15 ) ;\r\nV_85 = ( V_82 << 8 ) | ( V_10 & 0xff ) ;\r\nV_84 = V_87 + ( ( V_86 << 4 ) | ( ( V_83 & 1 ) << 3 ) ) ;\r\nF_89 ( V_85 , V_84 ) ;\r\n}
