Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Dec  3 22:04:03 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       85          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_1/inst/clk_div_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  208          inf        0.000                      0                  208           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.976ns  (logic 5.213ns (34.811%)  route 9.762ns (65.189%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.841     6.559    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[9]_INST_0/O
                         net (fo=1, routed)           0.872     7.756    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.576     9.457    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.124     9.581 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[5]_INST_0/O
                         net (fo=1, routed)           1.874    11.454    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    14.976 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.976    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.528ns  (logic 5.288ns (36.397%)  route 9.240ns (63.603%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.471     6.189    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.326     6.515 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[10]_INST_0/O
                         net (fo=1, routed)           0.857     7.371    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[2]
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[2]_INST_0/O
                         net (fo=7, routed)           1.026     8.522    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[2]
    SLICE_X41Y66         LUT5 (Prop_lut5_I2_O)        0.124     8.646 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[4]_INST_0/O
                         net (fo=1, routed)           2.287    10.932    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.528 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.528    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.464ns  (logic 5.205ns (35.988%)  route 9.258ns (64.012%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.841     6.559    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[9]_INST_0/O
                         net (fo=1, routed)           0.872     7.756    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.071     8.952    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.124     9.076 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[3]_INST_0/O
                         net (fo=1, routed)           1.875    10.950    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    14.464 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.464    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.163ns  (logic 5.253ns (37.090%)  route 8.910ns (62.910%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.841     6.559    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[9]_INST_0/O
                         net (fo=1, routed)           0.872     7.756    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.925     8.806    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[0]_INST_0/O
                         net (fo=1, routed)           1.672    10.602    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    14.163 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.163    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.045ns  (logic 5.226ns (37.207%)  route 8.819ns (62.793%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.841     6.559    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[9]_INST_0/O
                         net (fo=1, routed)           0.872     7.756    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.612     8.492    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[1]
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124     8.616 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[2]_INST_0/O
                         net (fo=1, routed)           1.895    10.511    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    14.045 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.045    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.028ns  (logic 5.222ns (37.226%)  route 8.806ns (62.774%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.471     6.189    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.326     6.515 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[10]_INST_0/O
                         net (fo=1, routed)           0.857     7.371    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[2]
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[2]_INST_0/O
                         net (fo=7, routed)           1.031     8.527    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[2]
    SLICE_X41Y66         LUT5 (Prop_lut5_I3_O)        0.124     8.651 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[6]_INST_0/O
                         net (fo=1, routed)           1.847    10.498    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    14.028 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.028    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/random_num_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.956ns  (logic 5.208ns (37.315%)  route 8.748ns (62.685%))
  Logic Levels:           9  (FDCE=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/C
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/random_FSM_0/inst/random_num_reg[10]/Q
                         net (fo=11, routed)          1.441     1.860    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bin[10]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.299     2.159 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13/O
                         net (fo=6, routed)           0.957     3.116    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11/O
                         net (fo=5, routed)           1.094     4.334    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_11_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.458 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6/O
                         net (fo=8, routed)           1.108     5.566    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[15]_INST_0_i_6_n_0
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.152     5.718 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.841     6.559    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[12]_INST_0_i_1_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/bin2bcd_0/bcd[9]_INST_0/O
                         net (fo=1, routed)           0.872     7.756    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/I2[1]
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.880 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           0.627     8.508    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/in[1]
    SLICE_X41Y61         LUT5 (Prop_lut5_I1_O)        0.124     8.632 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/display_decoder_0/out[1]_INST_0/O
                         net (fo=1, routed)           1.809    10.440    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.956 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.956    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.954ns  (logic 5.296ns (44.307%)  route 6.657ns (55.693%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=94, routed)          4.564     6.147    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.124     6.271 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/Y[2]_INST_0/O
                         net (fo=1, routed)           2.093     8.364    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    11.954 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.954    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 5.448ns (46.660%)  route 6.228ns (53.340%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=94, routed)          4.564     6.147    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I1_O)        0.150     6.297 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/Y[1]_INST_0/O
                         net (fo=1, routed)           1.664     7.961    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.715    11.676 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.676    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.540ns  (logic 5.253ns (45.518%)  route 6.287ns (54.482%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=94, routed)          4.538     6.121    design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     6.245 r  design_1_i/displaycontrollerE1_0/inst/displaycontrollerE1_i/decoder_0/inst/Y[3]_INST_0/O
                         net (fo=1, routed)           1.750     7.994    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    11.540 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.540    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[10]/C
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[10]/Q
                         net (fo=3, routed)           0.088     0.229    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[10]
    SLICE_X36Y66         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[6]/C
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/random_FSM_0/inst/LFSR_reg[6]/Q
                         net (fo=3, routed)           0.068     0.232    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[6]
    SLICE_X38Y65         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[7]/C
    SLICE_X38Y65         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/random_FSM_0/inst/LFSR_reg[7]/Q
                         net (fo=3, routed)           0.068     0.232    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[7]
    SLICE_X38Y65         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[12]/C
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[12]/Q
                         net (fo=4, routed)           0.124     0.265    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[12]
    SLICE_X37Y66         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[5]/C
    SLICE_X38Y64         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/random_FSM_0/inst/LFSR_reg[5]/Q
                         net (fo=3, routed)           0.120     0.284    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[5]
    SLICE_X38Y64         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/LFSR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[10]/C
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[10]/Q
                         net (fo=3, routed)           0.109     0.250    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[10]
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  design_1_i/random_FSM_0/inst/LFSR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.295    design_1_i/random_FSM_0/inst/LFSR[11]
    SLICE_X37Y66         FDPE                                         r  design_1_i/random_FSM_0/inst/LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.528%)  route 0.176ns (55.472%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[2]/C
    SLICE_X37Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[2]/Q
                         net (fo=3, routed)           0.176     0.317    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[2]
    SLICE_X39Y64         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.909%)  route 0.188ns (57.091%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[8]/C
    SLICE_X36Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[8]/Q
                         net (fo=3, routed)           0.188     0.329    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[8]
    SLICE_X37Y66         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.409%)  route 0.175ns (51.591%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[0]/C
    SLICE_X38Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  design_1_i/random_FSM_0/inst/LFSR_reg[0]/Q
                         net (fo=4, routed)           0.175     0.339    design_1_i/random_FSM_0/inst/LFSR1[0]
    SLICE_X39Y65         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/random_FSM_0/inst/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/random_FSM_0/inst/random_num_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.507%)  route 0.207ns (59.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDPE                         0.000     0.000 r  design_1_i/random_FSM_0/inst/LFSR_reg[9]/C
    SLICE_X36Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/random_FSM_0/inst/LFSR_reg[9]/Q
                         net (fo=3, routed)           0.207     0.348    design_1_i/random_FSM_0/inst/LFSR_reg_n_0_[9]
    SLICE_X37Y66         FDCE                                         r  design_1_i/random_FSM_0/inst/random_num_reg[9]/D
  -------------------------------------------------------------------    -------------------





