# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:01:48 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_n
# -- Compiling architecture mixed of dffg_n
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity tb_decoder5t32
# -- Compiling architecture behavior of tb_decoder5t32
# -- Compiling entity tb_dffg_n
# -- Compiling architecture behavior of tb_dffg_n
# -- Compiling entity tb_mux32t1
# -- Compiling architecture behavior of tb_mux32t1
# -- Compiling entity tb_regfile
# -- Compiling architecture behavior of tb_regfile
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 14:01:48 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.dffg_n
# vsim -voptargs="+acc" work.dffg_n 
# Start time: 14:02:11 on Sep 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dffg_n(mixed)#1
quit -sim
# End time: 14:02:15 on Sep 27,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:04:04 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# ** Error: /home/blevake/cpre381/Lab2/RegFile/dffg.vhd(4): near "register": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/dffg.vhd(4): VHDL Compiler exiting
# End time: 14:04:04 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:05:20 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# ** Error: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): Labels do not match: 'N_bitRegister' and 'dffg_n'.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): VHDL Compiler exiting
# End time: 14:05:21 on Sep 27,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:05:42 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# ** Warning: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(4): (vcom-1615) Existing entity 'N_bitRegister' at /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd(4) will be overwritten.
# -- Compiling entity N_bitRegister
# ** Error: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): Labels do not match: 'N_bitRegister' and 'dffg_n'.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): VHDL Compiler exiting
# End time: 14:05:42 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:06:36 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# ** Error: /home/blevake/cpre381/Lab2/RegFile/dffg.vhd(4): near "register": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/dffg.vhd(4): VHDL Compiler exiting
# End time: 14:06:36 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:08:03 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dffg.vhd /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity registerBit
# -- Compiling architecture mixed of registerBit
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# ** Warning: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(4): (vcom-1615) Existing entity 'N_bitRegister' at /home/blevake/cpre381/Lab2/RegFile/dffg_n.vhd(4) will be overwritten.
# -- Compiling entity N_bitRegister
# ** Error: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): Labels do not match: 'N_bitRegister' and 'dffg_n'.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): VHDL Compiler exiting
# End time: 14:08:03 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:08:47 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# ** Error: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): Labels do not match: 'N_bitRegister' and 'dffg_n'.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd(13): VHDL Compiler exiting
# End time: 14:08:47 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:09:03 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# ** Error: /home/blevake/cpre381/Lab2/RegFile/register.vhd(4): near "register": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/register.vhd(4): VHDL Compiler exiting
# End time: 14:09:03 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Error opening /home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd
# Path name '/home/blevake/cpre381/Lab2/RegFile/tb_dffg_n.vhd' doesn't exist.
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:10:09 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# ** Error: /home/blevake/cpre381/Lab2/RegFile/register.vhd(4): near "register": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/blevake/cpre381/Lab2/RegFile/register.vhd(4): VHDL Compiler exiting
# End time: 14:10:09 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:10:33 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity tb_decoder5t32
# -- Compiling architecture behavior of tb_decoder5t32
# -- Compiling entity tb_mux32t1
# -- Compiling architecture behavior of tb_mux32t1
# -- Compiling entity tb_regfile
# -- Compiling architecture behavior of tb_regfile
# End time: 14:10:33 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:12:34 on Sep 27,2024
# vcom -reportprogress 300 -work work /home/blevake/cpre381/Lab2/RegFile/Adder.vhd /home/blevake/cpre381/Lab2/RegFile/addersubtractor.vhd /home/blevake/cpre381/Lab2/RegFile/andg2.vhd /home/blevake/cpre381/Lab2/RegFile/decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/dfmux.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder.vhd /home/blevake/cpre381/Lab2/RegFile/fullAdder_n.vhd /home/blevake/cpre381/Lab2/RegFile/Multiplier.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t1_N.vhd /home/blevake/cpre381/Lab2/RegFile/mux2t_1.vhd /home/blevake/cpre381/Lab2/RegFile/mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/onesComp.vhd /home/blevake/cpre381/Lab2/RegFile/org2.vhd /home/blevake/cpre381/Lab2/RegFile/regfile.vhd /home/blevake/cpre381/Lab2/RegFile/register.vhd /home/blevake/cpre381/Lab2/RegFile/RegLd.vhd /home/blevake/cpre381/Lab2/RegFile/tb_decoder5t32.vhd /home/blevake/cpre381/Lab2/RegFile/tb_mux32t1.vhd /home/blevake/cpre381/Lab2/RegFile/tb_N_bitRegister.vhd /home/blevake/cpre381/Lab2/RegFile/tb_regfile.vhd /home/blevake/cpre381/Lab2/RegFile/invg.vhd /home/blevake/cpre381/Lab2/RegFile/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# -- Compiling entity addersubtractor
# -- Compiling architecture structural of addersubtractor
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5t32
# -- Compiling architecture behavior of decoder5t32
# -- Compiling entity dfmux
# -- Compiling architecture dataflow of dfmux
# -- Compiling entity fullAdder
# -- Compiling architecture structural of fullAdder
# -- Compiling entity fullAdder_n
# -- Compiling architecture structural of fullAdder_n
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux2t1
# -- Compiling architecture dataflow of mux2t1
# -- Compiling package mypack
# -- Loading package mypack
# -- Compiling entity mux32t1
# -- Compiling architecture behavior of mux32t1
# -- Compiling entity N_bitRegister
# -- Compiling architecture mixed of N_bitRegister
# -- Compiling entity onesComp
# -- Compiling architecture structural of onesComp
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity regfile
# -- Compiling architecture structural of regfile
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# -- Compiling entity tb_decoder5t32
# -- Compiling architecture behavior of tb_decoder5t32
# -- Compiling entity tb_mux32t1
# -- Compiling architecture behavior of tb_mux32t1
# -- Compiling entity tb_N_bitRegister
# -- Compiling architecture behavior of tb_N_bitRegister
# -- Compiling entity tb_regfile
# -- Compiling architecture behavior of tb_regfile
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 14:12:34 on Sep 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
