// Seed: 3988994055
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5
);
  always @(posedge id_2 or posedge 1 == id_2) id_4 = 1;
endmodule
