Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jun  9 10:40:05 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.237        0.000                      0                76134        0.016        0.000                      0                76134        3.750        0.000                       0                 32326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.237        0.000                      0                76134        0.016        0.000                      0                76134        3.750        0.000                       0                 32326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 1.206ns (13.409%)  route 7.788ns (86.591%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.736    12.192    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[0]_0[0]
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.684    12.863    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/ap_clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[26]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.409    12.429    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 1.206ns (13.409%)  route 7.788ns (86.591%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.736    12.192    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[0]_0[0]
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.684    12.863    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/ap_clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[27]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.409    12.429    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 1.206ns (13.409%)  route 7.788ns (86.591%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.736    12.192    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[0]_0[0]
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.684    12.863    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[24]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.409    12.429    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 1.206ns (13.409%)  route 7.788ns (86.591%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.736    12.192    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[0]_0[0]
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.684    12.863    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/ap_clk
    SLICE_X109Y51        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[25]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X109Y51        FDRE (Setup_fdre_C_CE)      -0.409    12.429    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.206ns (13.451%)  route 7.760ns (86.549%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.708    12.164    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q1_reg[28]_1[0]
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.683    12.862    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/ap_clk
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[0]/C
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.409    12.428    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.206ns (13.451%)  route 7.760ns (86.549%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.708    12.164    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q1_reg[28]_1[0]
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.683    12.862    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/ap_clk
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[23]/C
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.409    12.428    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.206ns (13.451%)  route 7.760ns (86.549%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.708    12.164    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[0]_0[0]
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.683    12.862    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/ap_clk
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[0]/C
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.409    12.428    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.206ns (13.451%)  route 7.760ns (86.549%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.904     3.198    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_clk
    SLICE_X55Y101        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     3.617 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=12, routed)          1.162     4.779    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ap_enable_reg_pp0_iter0_reg
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.299     5.078 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6/O
                         net (fo=5, routed)           0.744     5.822    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_5_11_reg_5306[63]_i_6_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.946 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3/O
                         net (fo=6, routed)           1.035     6.982    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/and_ln35_reg_3720[0]_i_3_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.106 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/tmp_3_12_reg_5257_pp0_iter11_reg[31]_i_1/O
                         net (fo=74, routed)          1.106     8.211    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce5
    SLICE_X63Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/ce_r_i_1/O
                         net (fo=5586, routed)        2.004    10.340    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/grp_fu_1011_ce
    SLICE_X96Y67         LUT2 (Prop_lut2_I0_O)        0.116    10.456 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_957/q1[28]_i_1/O
                         net (fo=914, routed)         1.708    12.164    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q1_reg[27]_1[0]
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.683    12.862    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/ap_clk
    SLICE_X109Y53        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q0_reg[7]/C
                         clock pessimism              0.129    12.991    
                         clock uncertainty           -0.154    12.837    
    SLICE_X109Y53        FDRE (Setup_fdre_C_CE)      -0.409    12.428    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_9_U/window_macc_kernel_weight_9_rom_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 0.456ns (4.875%)  route 8.898ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.710     3.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X55Y58         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.898    12.358    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclken
    SLICE_X106Y12        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.696    12.875    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X106Y12        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X106Y12        FDRE (Setup_fdre_C_CE)      -0.205    12.631    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 0.456ns (4.875%)  route 8.898ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.710     3.004    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X55Y58         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456     3.460 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.898    12.358    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclken
    SLICE_X106Y12        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       1.696    12.875    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X106Y12        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.115    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X106Y12        FDRE (Setup_fdre_C_CE)      -0.205    12.631    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/tmp_83_reg_5411_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.621     0.957    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X51Y125        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_83_reg_5411_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  design_1_i/yolo_conv_top_0/inst/tmp_83_reg_5411_reg[3]/Q
                         net (fo=1, routed)           0.209     1.307    design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]_0[3]
    SLICE_X49Y127        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.897     1.263    design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X49Y127        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y127        FDRE (Hold_fdre_C_D)         0.066     1.290    design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.580%)  route 0.224ns (61.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.608     0.944    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_clk
    SLICE_X99Y53         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y53         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[15]/Q
                         net (fo=1, routed)           0.224     1.309    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/Q[15]
    SLICE_X95Y48         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.884     1.250    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/ap_clk
    SLICE_X95Y48         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[15]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X95Y48         FDRE (Hold_fdre_C_D)         0.070     1.290    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/reg_1100_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.320%)  route 0.216ns (53.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.554     0.890    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X48Y92         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/reg_1100_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/yolo_conv_top_0/inst/reg_1100_reg[42]/Q
                         net (fo=1, routed)           0.216     1.246    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[63]_1[42]
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.291 r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1[42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/grp_fu_1046_p0[42]
    SLICE_X50Y92         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.819     1.185    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/ap_clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[42]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.121     1.271    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/reg_1110_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.229ns (55.099%)  route 0.187ns (44.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.554     0.890    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/reg_1110_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/yolo_conv_top_0/inst/reg_1110_reg[3]/Q
                         net (fo=1, routed)           0.187     1.204    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[63]_0[3]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.101     1.305 r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/grp_fu_1046_p0[3]
    SLICE_X50Y91         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.819     1.185    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/ap_clk
    SLICE_X50Y91         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.131     1.281    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fptrunc_64ns_32_2_1_U111/din0_buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q8_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.693%)  route 0.166ns (42.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.578     0.914    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/ap_clk
    SLICE_X56Y50         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q8_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q8_reg[13]/Q
                         net (fo=1, routed)           0.166     1.207    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q8_reg_n_0_[13]
    SLICE_X56Y49         LUT6 (Prop_lut6_I0_O)        0.098     1.305 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208[13]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/kernel_weight_15_U_n_166
    SLICE_X56Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.853     1.219    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_clk
    SLICE_X56Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[13]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.091     1.280    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/din0_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.154%)  route 0.229ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.559     0.895    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_clk
    SLICE_X52Y47         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/ap_phi_reg_pp0_iter42_UnifiedRetVal_i399_reg_2208_reg[2]/Q
                         net (fo=1, routed)           0.229     1.264    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/Q[2]
    SLICE_X49Y50         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/din0_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.825     1.191    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/ap_clk
    SLICE_X49Y50         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/din0_buf1_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.076     1.237    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U27/din0_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.588%)  route 0.224ns (61.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.630     0.966    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X51Y136        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]/Q
                         net (fo=2, routed)           0.224     1.331    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0]_0[11]
    SLICE_X47Y134        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.904     1.270    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X47Y134        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X47Y134        FDRE (Hold_fdre_C_D)         0.070     1.301    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[3].remd_tmp_reg[4][2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.213ns (52.818%)  route 0.190ns (47.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.543     0.879    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/ap_clk
    SLICE_X50Y70         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[3].remd_tmp_reg[4][2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[3].remd_tmp_reg[4][2]__0/Q
                         net (fo=3, routed)           0.190     1.233    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[3].remd_tmp_reg[4]_0[2]
    SLICE_X49Y71         LUT3 (Prop_lut3_I0_O)        0.049     1.282 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp[5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp[5][3]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.812     1.178    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp_reg[5][3]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.107     1.250    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/loop[4].remd_tmp_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/dout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.593%)  route 0.224ns (61.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.563     0.899    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X37Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=2, routed)           0.224     1.264    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/r_tdata[28]
    SLICE_X41Y51         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/dout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.825     1.191    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/ap_clk
    SLICE_X41Y51         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/dout_r_reg[28]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_865/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U24/dout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.554     0.890    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y28         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X34Y28         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32395, routed)       0.818     1.184    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X34Y28         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.281     0.903    
    SLICE_X34Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.049    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X0Y15   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U117/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X1Y11   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U116/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y15   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U116/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y19   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U117/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y36  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y1   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



