<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/include/mpc83xx/mpc83xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_07fdfa386f03ea619f7ea83f2bc2ebad.html">include</a></li><li class="navelem"><a class="el" href="dir_9afed96c200507a8e118fb55dd581beb.html">mpc83xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mpc83xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef _MPC83XX_MPC83XX_H</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define _MPC83XX_MPC83XX_H</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;bspopts.h&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#if MPC83XX_CHIP_TYPE == 8343</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define M83xx_HAS_PCI      TRUE</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define M83xx_HAS_USB1     TRUE</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#elif MPC83XX_CHIP_TYPE == 8347</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define M83xx_HAS_PCI      TRUE</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define M83xx_HAS_USB1     TRUE</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define M83xx_HAS_USB2     TRUE</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#elif MPC83XX_CHIP_TYPE == 8349</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define M83xx_HAS_PCI      TRUE</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define M83xx_HAS_WIDE_PCI TRUE</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define M83xx_HAS_USB1     TRUE</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define M83xx_HAS_USB2     TRUE</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#elif MPC83XX_CHIP_TYPE == 8360</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define M83xx_HAS_PCI      TRUE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define M83xx_HAS_QE       TRUE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if !defined(ASM)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rtems_8h.html">rtems.h</a>&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;bsp/tsec.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Offset Register Access Reset Section/Page */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* System Configuration Registers */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structm83xxSysConRegisters__.html">   30</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxSysConRegisters__.html">m83xxSysConRegisters_</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">volatile</span> uint32_t immrbar;              <span class="comment">/* 0x0_00000 Internal memory map base address register R/W 0xFF40_0000 5.2.4.1/5-5 */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  uint8_t reserved0_0004[0x00008-0x00004];<span class="comment">/* 0x0_0004 Reserved, should be cleared */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">volatile</span> uint32_t altcbar;              <span class="comment">/* 0x0_0008 Alternate configuration base address register R/W 0x0000_0000 5.2.4.2/5-7 */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  uint8_t reserved0_000C[0x00020-0x0000C];<span class="comment">/* 0x0_000C--0x0_001C Reserved, should be cleared */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawbar0;            <span class="comment">/* 0x0_0020 LBC local access window 0 base address register R/W 0x0000_00001 5.2.4.3/5-7 */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawar0;             <span class="comment">/* 0x0_0024 LBC local access window 0 attribute register R/W 0x0000_00002 5.2.4.4/5-8 */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawbar1;            <span class="comment">/* 0x0_0028 LBC local access window 1 base address register R/W 0x0000_0000 5.2.4.3/5-7 */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawar1;             <span class="comment">/* 0x0_002C LBC local access window 1 attribute register R/W 0x0000_0000 5.2.4.4/5-8 */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawbar2;            <span class="comment">/* 0x0_0030 LBC local access window 2 base address register R/W 0x0000_0000 5.2.4.3/5-7 */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawar2;             <span class="comment">/* 0x0_0034 LBC local access window 2 attribute register R/W 0x0000_0000 5.2.4.4/5-8 */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawbar3;            <span class="comment">/* 0x0_0038 LBC local access window 3 base address register R/W 0x0000_0000 5.2.4.3/5-7 */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">volatile</span> uint32_t lblawar3;             <span class="comment">/* 0x0_003C LBC local access window 3 attribute register R/W 0x0000_0000 5.2.4.4/5-8 */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  uint8_t reserved0_0040[0x00060-0x00040];<span class="comment">/* 0x0_0040--0x0_005C  Reserved, should be cleared    */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">volatile</span> uint32_t pcilawbar0;           <span class="comment">/* 0x0_0060 PCI local access window0 base address register R/W 0x0000_00003 5.2.4.5/5-9 */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">volatile</span> uint32_t pcilawar0;            <span class="comment">/* 0x0_0064 PCI local access window0 attribute register R/W 0x0000_00004 5.2.4.6/5-10 */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">volatile</span> uint32_t pcilawbar1;           <span class="comment">/* 0x0_0068 PCI local access window1 base address register R/W 0x0000_0000 5.2.4.5/5-9 */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">volatile</span> uint32_t pcilawar1;            <span class="comment">/* 0x0_006C PCI local access window1 attribute register R/W 0x0000_0000 5.2.4.6/5-10 */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  uint8_t reserved0_0070[0x000A0-0x00070];<span class="comment">/* 0x0_0070--0x0_009C  Reserved, should be cleared    */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrlawbar0;           <span class="comment">/* 0x0_00A0 DDR local access window0 base address register R/W 0x0000_00005 5.2.4.7/5-12 */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrlawar0;            <span class="comment">/* 0x0_00A4 DDR local access window0 attribute register R/W 0x0000_00006 5.2.4.8/5-13 */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrlawbar1;           <span class="comment">/* 0x0_00A8 DDR local access window1 base address register R/W 0x0000_0000 5.2.4.7/5-12 */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrlawar1;            <span class="comment">/* 0x0_00AC DDR local access window1 attribute register R/W 0x0000_0000 5.2.4.8/5-13 */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  uint8_t reserved0_00B0[0x00100-0x000B0];<span class="comment">/* 0x0_00B0--0x0_0100  Reserved, should be cleared    */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">volatile</span> uint32_t sgprl;                <span class="comment">/* 0x0_0100 general purpose register low (SGPRL) R/W 0x0000_0000 5.3.2.1/5-17 */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">volatile</span> uint32_t sgprh;                <span class="comment">/* 0x0_0104 general purpose register high (SGPRH) R/W 0x0000_0000 5.3.2.2/5-17 */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">volatile</span> uint32_t spridr;               <span class="comment">/* 0x0_0108 part and revision ID register (SPRIDR) R 0x0000_0000 5.3.2.3/5-18 */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  uint8_t reserved0_010C[0x00110-0x0010C];<span class="comment">/* 0x0_010C--0x0_0110  Reserved, should be cleared    */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">volatile</span> uint32_t spcr;                 <span class="comment">/* 0x0_0110 priority configuration register (SPCR) R/W 0x0000_0000 5.3.2.4/5-19 */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">volatile</span> uint32_t sicrl;                <span class="comment">/* 0x0_0114 I/O configuration register low (SICRL) R/W 0x0000_0000 5.3.2.5/5-21 */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">volatile</span> uint32_t sicrh;                <span class="comment">/* 0x0_0118 I/O configuration register high (SICRH) R/W 0x0000_00007 5.3.2.6/5-24 */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  uint8_t reserved0_011C[0x00128-0x0011C];<span class="comment">/* 0x0_011C--0x0_0128  Reserved    */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrcdr;               <span class="comment">/* 0x0_0128 control driver register (DDRCDR) R/W 0x7304_0001 5.3.2.8/5-28 */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">volatile</span> uint32_t ddrdsr;               <span class="comment">/* 0x0_012C debug status register (DDRDSR) R 0x3300_0000 5.3.2.9/5-30 */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  uint8_t reserved0_0130[0x00150-0x00130];<span class="comment">/* 0x0_0130--0x0_015C  Reserved    */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">volatile</span> uint32_t gpr_1;                <span class="comment">/* 0x0_0150 General Purpose Register 1 (GPR_1) */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  uint8_t reserved0_0154[0x00200-0x00154];<span class="comment">/* 0x0_0154--0x0_01FC  Reserved    */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} <a class="code" href="structm83xxSysConRegisters__.html">m83xxSysConRegisters_t</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define M83xx_SYSCON_SPCR_TBEN (1 &lt;&lt; (31-9))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Watchdog Timer (WDT) Registers */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structm83xxWDTRegisters__.html">   71</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxWDTRegisters__.html">m83xxWDTRegisters_</a> {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  uint8_t reserved0_0200[0x00204-0x00200];<span class="comment">/* 0x0_0200  Reserved, should be cleared    */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">volatile</span> uint32_t swcrr;                <span class="comment">/* 0x0_0204 System watchdog control register R/W 0x0000_0007 5.4.4.1/5-33 */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">volatile</span> uint32_t swcnr;                <span class="comment">/* 0x0_0208 System watchdog count register R 0x0000_FFFF 5.4.4.2/5-34 */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  uint8_t reserved0_020C[(0x0020E)-0x0020C];<span class="comment">/* 0x0_020C  Reserved, should be cleared    */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">volatile</span> uint16_t swsrr;                <span class="comment">/* 0x0_020E System watchdog service register R/W 0x0000_0000 5.4.4.3/5-34 */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <a class="code" href="structm83xxWDTRegisters__.html">m83xxWDTRegisters_t</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Real Time Clock Module Registers (RTC) */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structm83xxRTCRegisters__.html">   80</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxRTCRegisters__.html">m83xxRTCRegisters_</a> {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">volatile</span> uint32_t rtcnr;                <span class="comment">/* 0x0_0300 Real time counter control register R/W 0x0000_0000 5.5.5.1/5-40 */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">volatile</span> uint32_t rtldr;                <span class="comment">/* 0x0_0304 Real time counter load register R/W 0x0000_0000 5.5.5.2/5-41 */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">volatile</span> uint32_t rtpsr;                <span class="comment">/* 0x0_0308 Real time counter prescale register R/W 0x0000_0000 5.5.5.3/5-41 */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">volatile</span> uint32_t rtctr;                <span class="comment">/* 0x0_030C Real time counter register R 0x0000_0000 5.5.5.4/5-42 */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">volatile</span> uint32_t rtevr;                <span class="comment">/* 0x0_0310 Real time counter event register R/W 0x0000_0000 5.5.5.5/5-42 */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">volatile</span> uint32_t rtalr;                <span class="comment">/* 0x0_0314 Real time counter alarm register R/W 0xFFFF_FFFF 5.5.5.6/5-43 */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  uint8_t reserved0_0314[0x00320-0x00318];<span class="comment">/* 0x0_0318--0x0_031F Reserved; should be cleared */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;} <a class="code" href="structm83xxRTCRegisters__.html">m83xxRTCRegisters_t</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">/* Periodic Interval Timer (PIT) Registers */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structm83xxPITRegisters__.html">   91</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxPITRegisters__.html">m83xxPITRegisters_</a> {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">volatile</span> uint32_t ptcnr;                 <span class="comment">/* 0x0_0400 Periodic interval timer control register R/W 0x0000_0000 5.6.5.1/5-47 */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">volatile</span> uint32_t ptldr;                 <span class="comment">/* 0x0_0404 Periodic interval timer load register R/W 0x0000_0000 5.6.5.2/5-48 */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">volatile</span> uint32_t ptpsr;                 <span class="comment">/* 0x0_0408 Periodic interval timer prescale register R/W 0x0000_0000 5.6.5.3/5-49 */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">volatile</span> uint32_t ptctr;                 <span class="comment">/* 0x0_040C Periodic interval timer counter register R 0x0000_0000 5.6.5.4/5-49 */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">volatile</span> uint32_t ptevr;                 <span class="comment">/* 0x0_0410 Periodic interval timer event register R/W 0x0000_0000 5.6.5.5/5-50 */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  uint8_t reserved0_0414[0x00500-0x00414]; <span class="comment">/* 0x0_0414--0x0_041F Reserved, should be cleared    */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;} <a class="code" href="structm83xxPITRegisters__.html">m83xxPITRegisters_t</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">/* Global Timers Module 1/2 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define M83xxGTIdx(n)  (n&amp;3)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define M83xxGTLowIdx(n)  (n&amp;1)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define M83xxGTHighIdx(n) (((n)&gt;&gt;1)&amp;1)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define M83xxGTModIdx(n)  (((n)&gt;&gt;2)&amp;1)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define M83xxGTIdxCnt  (4)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define M83xxGTLowCnt  (2)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define M83xxGTHighCnt (2)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define M83xxGTModCnt  (2)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structm83xxGTMRegisters__.html">  111</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxGTMRegisters__.html">m83xxGTMRegisters_</a> {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">volatile</span> uint8_t  reg;                     <span class="comment">/* 0x0_0500 Timer 1+2/3+4 global timers configuration register R/W 0x00 5.7.5.1/5-57 */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    uint8_t reserved0_0501[0x00504-0x00501];   <span class="comment">/* 0x0_0501--0x0_0503 Reserved, should be cleared */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  } gtcfr[M83xxGTHighCnt];</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  uint8_t reserved0_0508[0x00510-0x00508];     <span class="comment">/* 0x0_0508--0x0_050f Reserved, should be cleared */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keyword">volatile</span> uint16_t gtmdr[M83xxGTLowCnt];    <span class="comment">/* 0x0_0510 Timer 1/2 global timers mode register R/W 0x0000 5.7.5.2/5-60 */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keyword">volatile</span> uint16_t gtrfr[M83xxGTLowCnt];    <span class="comment">/* 0x0_0514 Timer 1/2 global timers reference register R/W 0x0000 5.7.5.3/5-62 */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keyword">volatile</span> uint16_t gtcpr[M83xxGTLowCnt];    <span class="comment">/* 0x0_0518 Timer 1/2 global timers capture register R/W 0x0000 5.7.5.4/5-62 */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">volatile</span> uint16_t gtcnr[M83xxGTLowCnt];    <span class="comment">/* 0x0_051C Timer 1/2 global timers counter register R/W 0x0000 5.7.5.5/5-63 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  } gt_tim_regs[M83xxGTHighCnt];</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">volatile</span> uint16_t gtevr[M83xxGTIdxCnt];      <span class="comment">/* 0x0_0530 Timer 1-4 global timers event register Special 0x0000 5.7.5.6/5-63 */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">volatile</span> uint16_t gtpsr[M83xxGTIdxCnt];      <span class="comment">/* 0x0_0538 Timer 1-4 global timers prescale register R/W 0x0003 5.7.5.7/5-64 */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  uint8_t reserved0_0540[0x00600-0x00540];     <span class="comment">/* 0x0_0540--0x0_05fc Reserved */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;} <a class="code" href="structm83xxGTMRegisters__.html">m83xxGTMRegisters_t</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">/* Integrated Programmable Interrupt Controller (IPIC) */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structm83xxIPICRegisters__.html">  129</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxIPICRegisters__.html">m83xxIPICRegisters_</a> {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">volatile</span> uint32_t sicfr;                 <span class="comment">/* 0x0_0700 System global interrupt configuration register R/W 0x0000_0000 8.5.1/8-8 */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">volatile</span> uint32_t sivcr;                 <span class="comment">/* 0x0_0704 System global interrupt vector register R 0x0000_0000 8.5.2/8-9 */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">volatile</span> uint32_t sipnr[2];              <span class="comment">/* 0x0_0708 System internal interrupt pending register H/L R 0x0000_0000 8.5.3/8-11 */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">volatile</span> uint32_t siprr[4];              <span class="comment">/* 0x0_0710 System internal interrupt group A-D priority register R/W 0x0530_9770 8.5.4/8-14 */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">volatile</span> uint32_t simsr[2];              <span class="comment">/* 0x0_0720 System internal interrupt mask register H/L R/W 0x0000_0000 8.5.6/8-15 */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  uint8_t reserved0_0728[0x0072C-0x00728]; <span class="comment">/* 0x0_072C--0x0_0728 Reserved, should be cleared */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">volatile</span> uint32_t sepnr;                 <span class="comment">/* 0x0_072C System external interrupt pending register R/W Special 8.5.8/8-18 */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">volatile</span> uint32_t smprr[2];              <span class="comment">/* 0x0_0730 System mixed interrupt group A/B priority register R/W 0x0530_9770 8.5.9/8-18 */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">volatile</span> uint32_t semsr;                 <span class="comment">/* 0x0_0738 System external interrupt mask register R/W 0x0000_0000 8.5.11/8-20 */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keyword">volatile</span> uint32_t secnr;                 <span class="comment">/* 0x0_073C System external interrupt control register R/W 0x0000_0000 8.5.12/8-21 */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keyword">volatile</span> uint32_t sersr;                 <span class="comment">/* 0x0_0740 System error status register R/W 0x0000_0000 8.5.13/8-22 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keyword">volatile</span> uint32_t sermr;                 <span class="comment">/* 0x0_0744 System error mask register R/W $ 8.5.14/8-23 */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keyword">volatile</span> uint32_t sercr;                 <span class="comment">/* 0x0_0748 System error control register R/W 0x0000_0000 8.5.15/8-24 */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  uint8_t reserved0_074C[0x00750-0x0074C]; <span class="comment">/* 0x0_074C--0x0_074F Reserved, should be cleared */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">volatile</span> uint32_t sifcr[2];              <span class="comment">/* 0x0_0750 System internal interrupt force register H/L R/W 0x0000_0000 8.5.16/8-25 */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">volatile</span> uint32_t sefcr;                 <span class="comment">/* 0x0_0758 System external interrupt force register R/W 0x0000_0000 8.5.17/8-26 */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">volatile</span> uint32_t serfr;                 <span class="comment">/* 0x0_075C System error force register R/W 0x0000_0000 8.5.18/8-26 */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">volatile</span> uint32_t scvcr;                 <span class="comment">/* 0x0_0760 System critical interrupt vector register R 0x0000_0000 8.5.19/8-27 */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">volatile</span> uint32_t smvcr;                 <span class="comment">/* 0x0_0764 System management interrupt vector register R 0x0000_0000 8.5.20/8-27 */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  uint8_t reserved0_0760[0x00800-0x00768]; <span class="comment">/* 0x0_0768--0x0_07FF Reserved, should be cleared */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} <a class="code" href="structm83xxIPICRegisters__.html">m83xxIPICRegisters_t</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* get vector number from vector register content */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define MPC83xx_VCR_TO_VEC(regval) ((regval) &amp; 0x7f)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">/* System Arbiter Registers */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structm83xxARBRegisters__.html">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxARBRegisters__.html">m83xxARBRegisters_</a> {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">volatile</span> uint32_t acr;                   <span class="comment">/* 0x0_0800 Arbiter configuration register R/W 0x0000_0000 6.2.1/6-2 */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">volatile</span> uint32_t atr;                   <span class="comment">/* 0x0_0804 Arbiter timers register R/W 0x00FF_00FF 6.2.2/6-4 */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint8_t reserved0_0808[0x0080C-0x00808]; <span class="comment">/* 0x0_0808 Reserved, should be cleared R 0x0000_0000  */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">volatile</span> uint32_t aer;                   <span class="comment">/* 0x0_080C Arbiter event register R/W 0x0000_0000 6.2.3/6-5 */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">volatile</span> uint32_t aidr;                  <span class="comment">/* 0x0_0810 Arbiter interrupt definition register R/W 0x0000_0000 6.2.4/6-6 */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">volatile</span> uint32_t amr;                   <span class="comment">/* 0x0_0814 Arbiter mask register R/W 0x0000_0000 6.2.5/6-7 */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">volatile</span> uint32_t aeatr;                 <span class="comment">/* 0x0_0818 Arbiter event attributes register R 0x0000_0000 6.2.6/6-7 */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">volatile</span> uint32_t aeadr;                 <span class="comment">/* 0x0_081C Arbiter event address register R 0x0000_0000 6.2.7/6-9 */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">volatile</span> uint32_t aerr;                  <span class="comment">/* 0x0_0820 Arbiter event response register R/W 0x0000_0000 6.2.8/6-10 */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  uint8_t reserved0_0824[0x00900-0x00824]; <span class="comment">/* 0x0_0824--0x0_08FF Reserved, should be cleared */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;} <a class="code" href="structm83xxARBRegisters__.html">m83xxARBRegisters_t</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* Reset Module */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structm83xxRESRegisters__.html">  171</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxRESRegisters__.html">m83xxRESRegisters_</a> {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keyword">volatile</span> uint32_t rcwlr;                 <span class="comment">/* 0x0_0900 Reset configuration word low register R 0x0000_0000 4.5.1.1/4-32 */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">volatile</span> uint32_t rcwhr;                 <span class="comment">/* 0x0_0904 Reset configuration word high register R 0x0000_0000 4.5.1.2/4-32 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  uint8_t reserved0_0908[0x00910-0x00908]; <span class="comment">/* 0x0_0908--0x0_090C Reserved, should be cleared */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">volatile</span> uint32_t rsr;                   <span class="comment">/* 0x0_0910 Reset status register R/W 0x0000_0000 4.5.1.3/4-33 */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">volatile</span> uint32_t rmr;                   <span class="comment">/* 0x0_0914 Reset mode register R/W 0x0000_0000 4.5.1.4/4-34 */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">volatile</span> uint32_t rpr;                   <span class="comment">/* 0x0_0918 Reset protection register R/W 0x0000_0000 4.5.1.5/4-35 */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">volatile</span> uint32_t rcr;                   <span class="comment">/* 0x0_091C Reset control register R/W 0x0000_0000 4.5.1.6/4-36 */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">volatile</span> uint32_t rcer;                  <span class="comment">/* 0x0_0920 Reset control enable register R/W 0x0000_0000 4.5.1.7/4-36 */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  uint8_t reserved0_0924[0x00A00-0x00924]; <span class="comment">/* 0x0_0924--0x0_09FC Reserved, should be cleared */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <a class="code" href="structm83xxRESRegisters__.html">m83xxRESRegisters_t</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">/* Clock Module */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structm83xxCLKRegisters__.html">  184</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxCLKRegisters__.html">m83xxCLKRegisters_</a> {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">volatile</span> uint32_t spmr; <span class="comment">/* 0x0_0A00 System PLL mode register R 0x0000_0000 4.5.2.1/4-37 */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">volatile</span> uint32_t occr; <span class="comment">/* 0x0_0A04 Output clock control register R/W 0x0000_0000 4.5.2.2/4-38 */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">volatile</span> uint32_t sccr; <span class="comment">/* 0x0_0A08 System clock control register R/W 0xFFFF_FFFF 4.5.2.3/4-40 */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  uint8_t reserved0_0A08[0x00B00-0x00A0C]; <span class="comment">/* 0x0_0A0C--0x0_0AFC Reserved, should be cleared */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="structm83xxCLKRegisters__.html">m83xxCLKRegisters_t</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* Power Management Control Module */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structm83xxPMCRegisters__.html">  191</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxPMCRegisters__.html">m83xxPMCRegisters_</a> {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">volatile</span> uint32_t pmccr; <span class="comment">/* 0x0_0B00 Power management controller configuration register R/W 0x0000_0000 5.8.3.1/5-69 */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">volatile</span> uint32_t pmcer; <span class="comment">/* 0x0_0B04 Power management controller event register R/W 0x0000_0000 5.8.3.2/5-70 */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keyword">volatile</span> uint32_t pmcmr; <span class="comment">/* 0x0_0B08 Power management controller mask register R/W 0x0000_0000 5.8.3.3/5-71 */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  uint8_t reserved0_0B10[0x00C00-0x00B0C]; <span class="comment">/* 0x0_0B0C--0x0_0BFC Reserved, should be cleared */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="structm83xxPMCRegisters__.html">m83xxPMCRegisters_t</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">/* GPIO1 Registers */</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structm83xxGPIORegisters__.html">  198</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxGPIORegisters__.html">m83xxGPIORegisters_</a> {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">volatile</span> uint32_t gpdir; <span class="comment">/* 0x0_0C00 GPIO1/2 direction register R/W 0x0000_0000 21.3.1/21-3 */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">volatile</span> uint32_t gpdr;  <span class="comment">/* 0x0_0C04 GPIO1/2 open drain register R/W 0x0000_0000 21.3.2/21-4 */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">volatile</span> uint32_t gpdat; <span class="comment">/* 0x0_0C08 GPIO1/2 data register R/W 0x0000_0000 21.3.3/21-4 */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">volatile</span> uint32_t gpier; <span class="comment">/* 0x0_0C0C GPIO1/2 interrupt event register R/W Undefined 21.3.4/21-5 */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">volatile</span> uint32_t gpimr; <span class="comment">/* 0x0_0C10 GPIO1/2 interrupt mask register R/W 0x0000_0000 21.3.5/21-5 */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">volatile</span> uint32_t gpicr; <span class="comment">/* 0x0_0C14 GPIO1/2 external interrupt control register R/W 0x0000_0000 21.3.6/21-6 */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  uint8_t reserved0_0C1C[0x00D00-0x00C18]; <span class="comment">/* 0x0_0C18--0x0_0CFF Reserved, should be cleared */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;} <a class="code" href="structm83xxGPIORegisters__.html">m83xxGPIORegisters_t</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* DLL */</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structm83xxDLLRegisters__.html">  209</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxDLLRegisters__.html">m83xxDLLRegisters_</a> {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  uint8_t reserved0_1000[0x01010-0x01000]; <span class="comment">/* 0x0_1000--0x0_100F Reserved, should be cleared */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">volatile</span> uint32_t mckenr;                <span class="comment">/* 0x0_1010 MCK enable register (MCKENR) R/W 0xFC00_0000 4.5.3/4-41 */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  uint8_t reserved0_1014[0x01100-0x01014]; <span class="comment">/* 0x0_1014--0x0_10FF Reserved, should be cleared */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">volatile</span> uint32_t reserved0_1100;        <span class="comment">/* 0x0_1100 Reserved. Reset value should be preserved. R/W 0x0500_0280  */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">volatile</span> uint32_t reserved0_1104;        <span class="comment">/* 0x0_1104 Reserved. Reset value should be preserved. R/W 0x8004_0810  */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">volatile</span> uint32_t dllovr;                <span class="comment">/* 0x0_1108 DLL override register (DLLOVR) R/W 0x0000_0000 22.4.1/22-4 */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keyword">volatile</span> uint32_t dllsr;                 <span class="comment">/* 0x0_110C DLL status register (DLLSR) R 0x0000_0000 22.4.2/22-4 */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">volatile</span> uint32_t dllck;                 <span class="comment">/* 0x0_1110 DLL clock register (DLLCK) R/W 0xFC00_0000 22.4.3/22-5 */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  uint8_t reserved0_1110[0x01200-0x01114]; <span class="comment">/* 0x0_1114--0x0_11FF Reserved, should be cleared */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;} <a class="code" href="structm83xxDLLRegisters__.html">m83xxDLLRegisters_t</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">/* DDR Memory Controller Memory Map */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structm83xxDDRRegisters__.html">  222</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxDDRRegisters__.html">m83xxDDRRegisters_</a> {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">volatile</span> uint32_t cs0_bnds;              <span class="comment">/* 0x0_2000 Chip select 0 memory bounds R/W 0x0000_0000 9.4.1.1/9-10 */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  uint8_t reserved0_2004[0x02008-0x02004]; <span class="comment">/* 0x0_2004--0x0_2008 Reserved, should be cleared */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keyword">volatile</span> uint32_t cs1_bnds;              <span class="comment">/* 0x0_2008 Chip select 1 memory bounds R/W 0x0000_0000 */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  uint8_t reserved0_200C[0x02010-0x0200C]; <span class="comment">/* 0x0_200C--0x0_2010 Reserved, should be cleared */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">volatile</span> uint32_t cs2_bnds;              <span class="comment">/* 0x0_2010 Chip select 2 memory bounds R/W 0x0000_0000 */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint8_t reserved0_2014[0x02018-0x02014]; <span class="comment">/* 0x0_2014--0x0_2018 Reserved, should be cleared */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">volatile</span> uint32_t cs3_bnds;              <span class="comment">/* 0x0_2018 Chip select 3 memory bounds R/W 0x0000_0000 */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  uint8_t reserved0_201C[0x02080-0x0201C]; <span class="comment">/* 0x0_201C--0x0_207F Reserved, should be cleared */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keyword">volatile</span> uint32_t cs0_config;            <span class="comment">/* 0x0_2080 Chip select 0 configuration R/W 0x0000_0000 9.4.1.2/9-11 */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keyword">volatile</span> uint32_t cs1_config;            <span class="comment">/* 0x0_2084 Chip select 1 configuration R/W 0x0000_0000 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">volatile</span> uint32_t cs2_config;            <span class="comment">/* 0x0_2088 Chip select 2 configuration R/W 0x0000_0000 */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keyword">volatile</span> uint32_t cs3_config;            <span class="comment">/* 0x0_208C Chip select 3 configuration R/W 0x0000_0000 */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint8_t reserved0_2090[0x02100-0x02090]; <span class="comment">/* 0x0_2090--0x0_2100 Reserved, should be cleared */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">volatile</span> uint32_t timing_cfg_3;          <span class="comment">/* 0x0_2100 DDR SDRAM timing configuration 3 R/W 0x0000_0000 9.4.1.3/9-13 */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keyword">volatile</span> uint32_t timing_cfg_0;          <span class="comment">/* 0x0_2104 DDR SDRAM timing configuration 0 R/W 0x0011_0105 9.4.1.4/9-14 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">volatile</span> uint32_t timing_cfg_1;          <span class="comment">/* 0x0_2108 DDR SDRAM timing configuration 1 R/W 0x0000_0000 9.4.1.5/9-16 */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">volatile</span> uint32_t timing_cfg_2;          <span class="comment">/* 0x0_210C DDR SDRAM timing configuration 2 R/W 0x0000_0000 9.4.1.6/9-18 */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_cfg;         <span class="comment">/* 0x0_2110 DDR SDRAM control configuration R/W 0x0200_0000 9.4.1.7/9-20 */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_cfg_2;       <span class="comment">/* 0x0_2114 DDR SDRAM control configuration 2 R/W 0x0000_0000 9.4.1.8/9-22 */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_mode;        <span class="comment">/* 0x0;_2118 DDR SDRAM mode configuration R/W 0x0000_0000 9.4.1.9/9-24 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_mode_2;      <span class="comment">/* 0x0_211C DDR SDRAM mode configuration 2 R/W 0x0000_0000 9.4.1.10/9-24 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_md_cntl;     <span class="comment">/* 0x0_2120 DDR SDRAM mode control R/W 0x0000_0000 9.4.1.11/9-25 */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_interval;    <span class="comment">/* 0x0_2124 DDR SDRAM interval configuration R/W 0x0000_0000 9.4.1.12/9-27 */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_data_init;         <span class="comment">/* 0x0_2128 DDR SDRAM data initialization R/W 0x0000_0000 9.4.1.13/9-28 */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  uint8_t reserved0_212C[0x02130-0x0212C]; <span class="comment">/* 0x0_212C Reserved  $ $ */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_sdram_clk_cntl;    <span class="comment">/* 0x0_2130 DDR SDRAM clock control R/W 0x0200_0000 9.4.1.14/9-28 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  uint8_t reserved0_2134[0x02148-0x02134]; <span class="comment">/* 0x0_2140 Reserved  $ $ */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_init_address;      <span class="comment">/* 0x0_2148 DDR training initialization address R/W 0x0000_0000 9.4.1.15/9-29 */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  uint8_t reserved0_214C[0x02BF8-0x0214C]; <span class="comment">/* 0x0_214C Reserved  $ $ */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_ip_rev1;           <span class="comment">/* 0x0_2BF8 DDR IP block revision 1 R 0x0002_0200 9.4.1.16/9-30 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keyword">volatile</span> uint32_t ddr_ip_rev2;           <span class="comment">/* 0x0_2BFC DDR IP block revision 2 R 0x0000_0000 9.4.1.17/9-30 */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  uint8_t reserved0_2C00[0x02E00-0x02C00]; <span class="comment">/* 0x0_2C00 Reserved  $ $ */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">volatile</span> uint32_t data_err_inject_hi;    <span class="comment">/* 0x0_2E00 Memory data path error injection mask high R/W 0x0000_0000 9.4.1.18/9-31 */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">volatile</span> uint32_t data_err_inject_lo;    <span class="comment">/* 0x0_2E04 Memory data path error injection mask low R/W 0x0000_0000 9.4.1.19/9-31 */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">volatile</span> uint32_t ecc_err_inject;        <span class="comment">/* 0x0_2E08 Memory data path error injection mask ECC R/W 0x0000_0000 9.4.1.20/9-32 */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  uint8_t reserved0_2E0C[0x02E20-0x02E0C]; <span class="comment">/* 0x0_2E0C Reserved  $ $ */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keyword">volatile</span> uint32_t capture_data_hi;       <span class="comment">/* 0x0_2E20 Memory data path read capture high R/W 0x0000_0000 9.4.1.21/9-32 */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">volatile</span> uint32_t capture_data_lo;       <span class="comment">/* 0x0_2E24 Memory data path read capture low R/W 0x0000_0000 9.4.1.22/9-33 */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">volatile</span> uint32_t capture_ecc;           <span class="comment">/* 0x0_2E28 Memory data path read capture ECC R/W 0x0000_0000 9.4.1.23/9-33 */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  uint8_t reserved0_2E2C[0x02E40-0x02E2C]; <span class="comment">/* 0x0_2E2C Reserved  $ $ */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keyword">volatile</span> uint32_t err_detect;            <span class="comment">/* 0x0_2E40 Memory error detect w1c 0x0000_0000 9.4.1.24/9-33 */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">volatile</span> uint32_t err_disable;           <span class="comment">/* 0x0_2E44 Memory error disable R/W 0x0000_0000 9.4.1.25/9-34 */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keyword">volatile</span> uint32_t err_int_en;            <span class="comment">/* 0x0_2E48 Memory error interrupt enable R/W 0x0000_0000 9.4.1.26/9-35 */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">volatile</span> uint32_t capture_attributes;    <span class="comment">/* 0x0_2E4C Memory error attributes capture R/W 0x0000_0000 9.4.1.27/9-36 */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keyword">volatile</span> uint32_t capture_address;       <span class="comment">/* 0x0_2E50 Memory error address capture R/W 0x0000_0000 9.4.1.28/9-37 */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  uint8_t reserved0_2E54[0x02E58-0x02E54]; <span class="comment">/* 0x0_2E54 Reserved  $ $ */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">volatile</span> uint32_t err_sbe;               <span class="comment">/* 0x0_2E58 Single-Bit ECC memory error management R/W 0x0000_0000 9.4.1.29/9-37 */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint8_t reserved0_2E5C[0x2F00-0x2E5C];</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="structm83xxDDRRegisters__.html">m83xxDDRRegisters_t</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">/* I2C Controller */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structm83xxI2CRegisters__.html">  274</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxI2CRegisters__.html">m83xxI2CRegisters_</a> {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">volatile</span> uint8_t i2cadr;  <span class="comment">/* 0x0_3000 I2C1 address register R/W 0x00 17.3.1.1/17-5 */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uint8_t reserved0_3001[0x03004-0x03001];</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">volatile</span> uint8_t i2cfdr; <span class="comment">/* 0x0_3004 I2C1 frequency divider register R/W 0x00 17.3.1.2/17-5 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  uint8_t reserved0_3005[0x03008-0x03005];</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">volatile</span> uint8_t i2ccr; <span class="comment">/* 0x0_3008 I2C1 control register R/W 0x00 17.3.1.3/17-6 */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  uint8_t reserved0_3009[0x0300C-0x03009];</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">volatile</span> uint8_t i2csr; <span class="comment">/* 0x0_300C I2C1 status register R/W 0x81 17.3.1.4/17-8 */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uint8_t reserved0_300D[0x03010-0x0300D];</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">volatile</span> uint8_t i2cdr; <span class="comment">/* 0x0_3010 I2C1 data register R/W 0x00 17.3.1.5/17-9 */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  uint8_t reserved0_3011[0x03014-0x03011];</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">volatile</span> uint8_t i2cdfsrr; <span class="comment">/* 0x0_3014 I2C1 digital filter sampling rate register R/W 0x0001_0000 17.3.1.6/17-10 */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  uint8_t reserved0_3015[0x03018-0x03015];</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  uint8_t reserved0_3018[0x03100-0x03018]; <span class="comment">/* 0x0_3018-30FF Reserved, should be cleared */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;} <a class="code" href="structm83xxI2CRegisters__.html">m83xxI2CRegisters_t</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">/* DUART */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structm83xxDUARTRegisters__.html">  291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxDUARTRegisters__.html">m83xxDUARTRegisters_</a> {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keyword">volatile</span> uint8_t urbr;                <span class="comment">/* 0x0_4500 ULCR[DLAB] = 0 UART1 receiver buffer register R 0x00 18.3.1.1/18-6 */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keyword">volatile</span> uint8_t uthr;                <span class="comment">/* 0x0_4500 ULCR[DLAB] = 0 UART1 transmitter holding register W 0x00 18.3.1.2/18-6 */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keyword">volatile</span> uint8_t udlb;                <span class="comment">/* 0x0_4500 ULCR[DLAB] = 1 UART1 divisor least significant byte register R/W 0x00 18.3.1.3/18-7 */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  } urbr_uthr_udlb;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">volatile</span> uint8_t uier;                <span class="comment">/* 0x0_4501 ULCR[DLAB] = 0 UART1 interrupt enable register R/W 0x00 18.3.1.4/18-8 */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">volatile</span> uint8_t udmb;                <span class="comment">/* 0x0_4501 ULCR[DLAB] = 1 UART1 divisor most significant byte register R/W 0x00 18.3.1.3/18-7 */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  } uier_udmb;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keyword">volatile</span> uint8_t uiir;                <span class="comment">/* 0x0_4502 ULCR[DLAB] = 0 UART1 interrupt ID register R 0x01 18.3.1.5/18-9 */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keyword">volatile</span> uint8_t ufcr;                <span class="comment">/* 0x0_4502 ULCR[DLAB] = 0 UART1 FIFO control register W 0x00 18.3.1.6/18-10 */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keyword">volatile</span> uint8_t uafr;                <span class="comment">/* 0x0_4502 ULCR[DLAB] = 1 UART1 alternate function register R/W 0x00 18.3.1.12/18-16 */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  } uiir_ufcr_uafr;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keyword">volatile</span> uint8_t ulcr;                  <span class="comment">/* 0x0_4503 ULCR[DLAB] = x UART1 line control register R/W 0x00 18.3.1.7/18-11 */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keyword">volatile</span> uint8_t umcr;                  <span class="comment">/* 0x0_4504 ULCR[DLAB] = x UART1 MODEM control register R/W 0x00 18.3.1.8/18-13 */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keyword">volatile</span> uint8_t ulsr;                  <span class="comment">/* 0x0_4505 ULCR[DLAB] = x UART1 line status register R 0x60 18.3.1.9/18-14 */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keyword">volatile</span> uint8_t umsr;                  <span class="comment">/* 0x0_4506 ULCR[DLAB] = x UART1 MODEM status register R 0x00 18.3.1.10/18-15 */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">volatile</span> uint8_t uscr;                  <span class="comment">/* 0x0_4507 ULCR[DLAB] = x UART1 scratch register R/W 0x00 18.3.1.11/18-16 */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  uint8_t reserved0_4508[0x04510-0x04508];<span class="comment">/* 0x0_4508-450F Reserved */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keyword">volatile</span> uint8_t udsr;                  <span class="comment">/* 0x0_4510 ULCR[DLAB] = x UART1 DMA status register R 0x01 18.3.1.13/18-17 */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uint8_t reserved0_4511[0x04600-0x04511];<span class="comment">/* 0x0_4511-45FF Reserved */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="structm83xxDUARTRegisters__.html">m83xxDUARTRegisters_t</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">/* Local Bus Controller (LBC) Registers */</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structm83xxLBCRegisters__.html">  317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxLBCRegisters__.html">m83xxLBCRegisters_</a> {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keyword">volatile</span> uint32_t br;                 <span class="comment">/* 0x0_5000 Base register 0 ,R/W 0x0000_RR01 10.3.1.1/10-11 */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keyword">volatile</span> uint32_t optionsr;                 <span class="comment">/* 0x0_5004 Options register 0 R/W 0x0000_0FF7 10.3.1.2/10-12 */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  } bor[8];</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  uint8_t reserved0_5040[0x05068-0x05040];<span class="comment">/* 0x0_5040-5067 Reserved */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keyword">volatile</span> uint32_t mar;                  <span class="comment">/* 0x0_5068 UPM address register R/W 0x0000_0000 10.3.1.3/10-18 */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  uint8_t reserved0_506C[0x05070-0x0506C];<span class="comment">/* 0x0_506C-506F Reserved */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keyword">volatile</span> uint32_t mamr;                 <span class="comment">/* 0x0_5070 UPMA mode register R/W 0x0000_0000 10.3.1.4/10-19 */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keyword">volatile</span> uint32_t mbmr;                 <span class="comment">/* 0x0_5074 UPMB mode register R/W 0x0000_0000 10.3.1.4/10-19 */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">volatile</span> uint32_t mcmr;                 <span class="comment">/* 0x0_5078 UPMC mode register R/W 0x0000_0000 10.3.1.4/10-19 */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  uint8_t reserved0_507C[0x05084-0x0507C];<span class="comment">/* 0x0_507C-5083 Reserved */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keyword">volatile</span> uint32_t mrtpr;                <span class="comment">/* 0x0_5084 Memory refresh timer prescaler register R/W 0x0000_0000 10.3.1.5/10-21 */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keyword">volatile</span> uint32_t mdr;                  <span class="comment">/* 0x0_5088 UPM data register R/W 0x0000_0000 10.3.1.6/10-22 */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  uint8_t reserved0_508C[0x05094-0x0508C];<span class="comment">/* 0x0_508C-5093 Reserved */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keyword">volatile</span> uint32_t lsdmr;                <span class="comment">/* 0x0_5094 SDRAM mode register R/W 0x0000_0000 10.3.1.7/10-22 */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  uint8_t reserved0_5098[0x050A0-0x05098];<span class="comment">/* 0x0_5098-509F Reserved */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">volatile</span> uint32_t lurt;                 <span class="comment">/* 0x0_50A0 UPM refresh timer R/W 0x0000_0000 10.3.1.8/10-24 */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keyword">volatile</span> uint32_t lsrt;                 <span class="comment">/* 0x0_50A4 SDRAM refresh timer R/W 0x0000_0000 10.3.1.9/10-25 */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  uint8_t reserved0_50A8[0x050B0-0x050A8];<span class="comment">/* 0x0_50A8-50AF Reserved */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keyword">volatile</span> uint32_t ltesr;                <span class="comment">/* 0x0_50B0 Transfer error status register Read/ bit-reset 0x0000_0000 10.3.1.10/10-26 */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keyword">volatile</span> uint32_t ltedr;                <span class="comment">/* 0x0_50B4 Transfer error check disable register R/W 0x0000_0000 10.3.1.11/10-27 */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keyword">volatile</span> uint32_t lteir;                <span class="comment">/* 0x0_50B8 Transfer error interrupt enable register R/W 0x0000_0000 10.3.1.12/10-27 */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keyword">volatile</span> uint32_t lteatr;               <span class="comment">/* 0x0_50BC Transfer error attributes register R/W 0x0000_0000 10.3.1.13/10-28 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keyword">volatile</span> uint32_t ltear;                <span class="comment">/* 0x0_50C0 Transfer error address register R/W 0x0000_0000 10.3.1.14/10-29 */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  uint8_t reserved0_50C4[0x050D0-0x050C4];<span class="comment">/* 0x0_50C4-50CF Reserved */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">volatile</span> uint32_t lbcr;                 <span class="comment">/* 0x0_50D0 Local bus configuration register R/W 0x0000_0000 10.3.1.15/10-29 */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">volatile</span> uint32_t lcrr;                 <span class="comment">/* 0x0_50D4 Clock ratio register R/W 0x8000_0008 10.3.1.16/10-30 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  uint8_t reserved0_50D8[0x05100-0x050D8];<span class="comment">/* 0x0_50D8-50FF Reserved */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;} <a class="code" href="structm83xxLBCRegisters__.html">m83xxLBCRegisters_t</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Serial Peripheral Interface (SPI) */</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structm83xxSPIRegisters__.html">  349</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxSPIRegisters__.html">m83xxSPIRegisters_</a> {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  uint8_t reserved0_7000[0x07020-0x07000];<span class="comment">/* 0x0_7000-7020 Reserved, should be cleared */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keyword">volatile</span> uint32_t spmode;               <span class="comment">/* 0x0_7020 SPI mode register R/W 0x0000_0000 19.4.1.1/19-9 */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keyword">volatile</span> uint32_t spie;                 <span class="comment">/* 0x0_7024 SPI event register R/W 0x0000_0000 19.4.1.2/19-11 */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">volatile</span> uint32_t spim;                 <span class="comment">/* 0x0_7028 SPI mask register R/W 0x0000_0000 19.4.1.3/19-13 */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keyword">volatile</span> uint32_t spcom;                <span class="comment">/* 0x0_702C SPI command register R/W 0x0000_0000 19.4.1.4/19-14 */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keyword">volatile</span> uint32_t spitd;                <span class="comment">/* 0x0_7030 SPI transmit register R/W 0x0000_0000 19.4.1.5/19-14 */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keyword">volatile</span> uint32_t spird;                <span class="comment">/* 0x0_7034 SPI receive register R 0xFFFF_FFFF 19.4.1.6/19-15 */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  uint8_t reserved0_7038[0x07100-0x07038];<span class="comment">/* 0x0_7038-70FF Reserved */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;} <a class="code" href="structm83xxSPIRegisters__.html">m83xxSPIRegisters_t</a>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                              <span class="comment">/* SPIMODE register fields    */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_LOOP   (1   &lt;&lt; (31- 1)) </span><span class="comment">/* loopback                */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_CI     (1   &lt;&lt; (31- 2)) </span><span class="comment">/* clock invert            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_CP     (1   &lt;&lt; (31- 3)) </span><span class="comment">/* clock phase             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_DIV16  (1   &lt;&lt; (31- 4)) </span><span class="comment">/* divide by 16            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_REV    (1   &lt;&lt; (31- 5)) </span><span class="comment">/* LSB first               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_M_S    (1   &lt;&lt; (31- 6)) </span><span class="comment">/* master/slave            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_EN     (1   &lt;&lt; (31- 7)) </span><span class="comment">/* enable                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_LEN(n) ((n) &lt;&lt; (31-11)) </span><span class="comment">/* length code             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_PM(n)  ((n) &lt;&lt; (31-15)) </span><span class="comment">/* prescaler               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIMODE_OD     (1   &lt;&lt; (31-19)) </span><span class="comment">/* open drain              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                               <span class="comment">/* SPCOM  register fields    */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define  MPC83XX_SPCOM_LST    (1   &lt;&lt; (31- 9))  </span><span class="comment">/* last transfer            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">/* SPIE/M register fields     */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_LT     (1 &lt;&lt; (31-17)) </span><span class="comment">/* last character transmitted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_DNR    (1 &lt;&lt; (31-18)) </span><span class="comment">/* data not ready             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_OV     (1 &lt;&lt; (31-19)) </span><span class="comment">/* overrun                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_UN     (1 &lt;&lt; (31-20)) </span><span class="comment">/* unterrun                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_MME    (1 &lt;&lt; (31-21)) </span><span class="comment">/* multi-master error         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_NE     (1 &lt;&lt; (31-22)) </span><span class="comment">/* not empty                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define  MPC83XX_SPIE_NF     (1 &lt;&lt; (31-23)) </span><span class="comment">/* not full                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structm83xxDMARegisters__.html">  383</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxDMARegisters__.html">m83xxDMARegisters_</a> {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">/* DMA Registers */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint8_t reserved0_8000[0x08030-0x08000];<span class="comment">/* 0x0_8000-0x0_802f Reserved */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keyword">volatile</span> uint32_t omisr;                <span class="comment">/* 0x0_8030 Outbound message interrupt status register Special 0x0000_0000 12.4.1/12-4 */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keyword">volatile</span> uint32_t omimr;                <span class="comment">/* 0x0_8034 Outbound message interrupt mask register R/W 0x0000_0000 12.4.2/12-6 */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  uint8_t reserved0_8038[0x08050-0x08038];<span class="comment">/* 0x0_8038-0x0_804f Reserved */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keyword">volatile</span> uint32_t imr0;                 <span class="comment">/* 0x0_8050 Inbound message register 0 R/W 0x0000_0000 12.4.3/12-7 */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">volatile</span> uint32_t imr1;                 <span class="comment">/* 0x0_8054 Inbound message register 1 R/W 0x0000_0000 12.4.3/12-7 */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keyword">volatile</span> uint32_t omr0;                 <span class="comment">/* 0x0_8058 Outbound message register 0 R/W 0x0000_0000 12.4.4/12-7 */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keyword">volatile</span> uint32_t omr1;                 <span class="comment">/* 0x0_805C Outbound message register 1 R/W 0x0000_0000 12.4.4/12-7 */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keyword">volatile</span> uint32_t odr;                  <span class="comment">/* 0x0_8060 Outbound doorbell register R/W 0x0000_0000 12.4.5/12-8 */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  uint8_t reserved0_8064[0x08068-0x08064];<span class="comment">/* 0x0_8064-0x0_8067 Reserved */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keyword">volatile</span> uint32_t idr;                  <span class="comment">/* 0x0_8068 Inbound doorbell register R/W 0x0000_0000 12.4.5/12-8 */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  uint8_t reserved0_806C[0x08080-0x0806C];<span class="comment">/* 0x0_806C-0x0_807F Reserved */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keyword">volatile</span> uint32_t imisr;                <span class="comment">/* 0x0_8080 Inbound message interrupt status register R/W 0x0000_0000 12.4.6/12-9 */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keyword">volatile</span> uint32_t imimr;                <span class="comment">/* 0x0_8084 Inbound message interrupt mask register R/W 0x0000_0000 12.4.7/12-11 */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  uint8_t reserved0_8088[0x080A8-0x08088];<span class="comment">/* 0x0_8088-0x0_80A7 Reserved */</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structm83xxDMARegisters___1_1m83xxDMAChannelRegisters__.html">  400</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structm83xxDMARegisters___1_1m83xxDMAChannelRegisters__.html">m83xxDMAChannelRegisters_</a> {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    uint8_t reserved0_80A8[0x08100-0x080A8];<span class="comment">/* 0x0_80A8-0x0_80FF Reserved */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keyword">volatile</span> uint32_t dmamr0;               <span class="comment">/* 0x0_8100 DMA 0 mode register R/W 0x0000_0000 12.4.8.1/12-12 */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keyword">volatile</span> uint32_t dmasr0;               <span class="comment">/* 0x0_8104 DMA 0 status register R/W 0x0000_0000 12.4.8.2/12-14 */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keyword">volatile</span> uint32_t dmacdar0;             <span class="comment">/* 0x0_8108 DMA 0 current descriptor address register R/W 0x0000_0000 12.4.8.3/12-15 */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    uint8_t reserved0_810C[0x08110-0x0810C];<span class="comment">/* 0x0_810C-0x0_810F Reserved */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keyword">volatile</span> uint32_t dmasar0;              <span class="comment">/* 0x0_8110 DMA 0 source address register R/W 0x0000_0000 12.4.8.4/12-16 */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    uint8_t reserved0_8114[0x08118-0x08114];<span class="comment">/* 0x0_8114-0x0_8117 Reserved */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keyword">volatile</span> uint32_t dmadar0;              <span class="comment">/* 0x0_8118 DMA 0 destination address register R/W 0x0000_0000 12.4.8.5/12-16 */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    uint8_t reserved0_811C[0x08120-0x0811C];<span class="comment">/* 0x0_8120-0x0_811C Reserved */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keyword">volatile</span> uint32_t dmabcr0;              <span class="comment">/* 0x0_8120 DMA 0 byte count register R/W 0x0000_0000 12.4.8.6/12-17 */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keyword">volatile</span> uint32_t dmandar0;             <span class="comment">/* 0x0_8124 DMA 0 next descriptor address register R/W 0x0000_0000 12.4.8.7/12-17 */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }chan[4];</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keyword">volatile</span> uint32_t dmagsr;                 <span class="comment">/* 0x0_82A8 DMA general status register R 0x0000_0000 12.4.8.8/12-18 */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  uint8_t reserved0_82AC[0x082FF-0x082AC];  <span class="comment">/* 0x0_82AC-0x0_82FF Reserved, should be cleared */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;} <a class="code" href="structm83xxDMARegisters__.html">m83xxDMARegisters_t</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* Registers in DMA section use little-endian byte order */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* DMA mode register */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_1               (5 &lt;&lt; 24)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_2               (6 &lt;&lt; 24)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_4               (7 &lt;&lt; 24)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_8               (8 &lt;&lt; 24)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_16              (9 &lt;&lt; 24)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DRCNT_32              (0xA &lt;&lt; 24)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_BWC_1                 (0 &lt;&lt; 21)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_BWC_2                 (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_BWC_4                 (2 &lt;&lt; 21)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_BWC_8                 (3 &lt;&lt; 21)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_BWC_16                (4 &lt;&lt; 21)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DMSEN                 (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_IRQS                  (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_EMSEN                 (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DAHTS_1               (0 &lt;&lt; 16)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DAHTS_2               (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DAHTS_4               (2 &lt;&lt; 16)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DAHTS_8               (3 &lt;&lt; 16)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_SAHTS_1               (0 &lt;&lt; 14)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_SAHTS_2               (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_SAHTS_4               (2 &lt;&lt; 14)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_SAHTS_8               (3 &lt;&lt; 14)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_DAHE                  (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_SAHE                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_PRC_PCI_READ          (0 &lt;&lt; 10)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_PRC_PCI_READ_LINE     (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_PRC_PCI_READ_MULTIPLE (2 &lt;&lt; 10)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_EOIIE                 (1 &lt;&lt;  7)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_TEM                   (1 &lt;&lt;  3)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_CTM                   (1 &lt;&lt;  2)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_CC                    (1 &lt;&lt;  1)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define MPC83XX_DMAMR_CS                    (1 &lt;&lt;  0)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* DMA status register */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define MPC83XX_DMASR_TE                    (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define MPC83XX_DMASR_CB                    (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define MPC83XX_DMASR_EOSI                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define MPC83XX_DMASR_EOCDI                 (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* DMA current descriptor address register */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define MPC83XX_DMACDAR_SNEN                (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define MPC83XX_DMACDAR_EOSIE               (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* DMA next descriptor address register */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define MPC83XX_DMANDAR_NSNEN               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define MPC83XX_DMANDAR_NEOSIE              (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define MPC83XX_DMANDAR_EOTD                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structm83xxPCICfgRegisters__.html">  476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxPCICfgRegisters__.html">m83xxPCICfgRegisters_</a> {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="comment">/* PCI1 Software Configuration Registers */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keyword">volatile</span> uint32_t config_address;         <span class="comment">/* 0x0_8300 PCI1 CONFIG_ADDRESS W  13.3.1.1/13-16 */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keyword">volatile</span> uint32_t config_data;            <span class="comment">/* 0x0_8304 PCI1 CONFIG_DATA R/W  13.3.1.2/13-18 */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keyword">volatile</span> uint32_t int_ack;                <span class="comment">/* 0x0_8308 PCI1 INT_ACK R  13.3.1.3/13-18 */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  uint8_t reserved0_830C[0x08380-0x0830C];  <span class="comment">/* 0x0_830C-0x0_837F Reserved */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;} <a class="code" href="structm83xxPCICfgRegisters__.html">m83xxPCICfgRegisters_t</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structm83xxPCIIosRegisters__.html">  484</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxPCIIosRegisters__.html">m83xxPCIIosRegisters_</a> {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">/* Sequencer (IOS) */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keyword">volatile</span> uint32_t potar0;               <span class="comment">/* 0x0_8400 PCI outbound translation address register 0 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  uint8_t reserved0_8404[0x08408-0x08404];<span class="comment">/* 0x0_8404 Reserved */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar0;               <span class="comment">/* 0x0_8408 PCI outbound base address register 0 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  uint8_t reserved0_840C[0x08410-0x0840C];<span class="comment">/* 0x0_840C Reserved */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr0;               <span class="comment">/* 0x0_8410 PCI outbound comparison mask register 0 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  uint8_t reserved0_8414[0x08418-0x08414];<span class="comment">/* 0x0_8414 Reserved */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keyword">volatile</span> uint32_t potar1;               <span class="comment">/* 0x0_8418 PCI outbound translation address register 1 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  uint8_t reserved0_841C[0x08420-0x0841C];<span class="comment">/* 0x0_841C Reserved */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar1;               <span class="comment">/* 0x0_8420 PCI outbound base address register 1 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  uint8_t reserved0_8424[0x08428-0x08424];<span class="comment">/* 0x0_8424 Reserved */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr1;               <span class="comment">/* 0x0_8428 PCI outbound comparison mask register 1 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  uint8_t reserved0_842C[0x08430-0x0842C];<span class="comment">/* 0x0_842C Reserved */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keyword">volatile</span> uint32_t potar2;               <span class="comment">/* 0x0_8430 PCI outbound translation address register 2 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  uint8_t reserved0_8434[0x08438-0x08434];<span class="comment">/* 0x0_8434 Reserved */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar2;               <span class="comment">/* 0x0_8438 PCI outbound base address register 2 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  uint8_t reserved0_843C[0x08440-0x0843C];<span class="comment">/* 0x0_843C Reserved */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr2;               <span class="comment">/* 0x0_8440 PCI outbound comparison mask register 2 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  uint8_t reserved0_8444[0x08448-0x08444];<span class="comment">/* 0x0_8444 Reserved */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">volatile</span> uint32_t potar3;               <span class="comment">/* 0x0_8448 PCI outbound translation address register 3 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  uint8_t reserved0_844C[0x08450-0x0844C];<span class="comment">/* 0x0_844C Reserved */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar3;               <span class="comment">/* 0x0_8450 PCI outbound base address register 3 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  uint8_t reserved0_8454[0x08458-0x08454];<span class="comment">/* 0x0_8454 Reserved */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr3;               <span class="comment">/* 0x0_8458 PCI outbound comparison mask register 3 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  uint8_t reserved0_845C[0x08460-0x0845C];<span class="comment">/* 0x0_845C Reserved */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keyword">volatile</span> uint32_t potar4;               <span class="comment">/* 0x0_8460 PCI outbound translation address register 4 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  uint8_t reserved0_8464[0x08468-0x08464];<span class="comment">/* 0x0_8464 Reserved */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar4;               <span class="comment">/* 0x0_8468 PCI outbound base address register 4 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  uint8_t reserved0_846C[0x08470-0x0846C];<span class="comment">/* 0x0_846C Reserved */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr4;               <span class="comment">/* 0x0_8470 PCI outbound comparison mask register 4 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  uint8_t reserved0_8474[0x08478-0x08474];<span class="comment">/* 0x0_8474 Reserved */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keyword">volatile</span> uint32_t potar5;               <span class="comment">/* 0x0_8478 PCI outbound translation address register 5 R/W 0x0000_0000 11.4.1/11-3 */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  uint8_t reserved0_847C[0x08480-0x0847C];<span class="comment">/* 0x0_847C Reserved */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keyword">volatile</span> uint32_t pobar5;               <span class="comment">/* 0x0_8480 PCI outbound base address register 5 R/W 0x0000_0000 11.4.2/11-3 */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  uint8_t reserved0_8484[0x08488-0x08484];<span class="comment">/* 0x0_8484 Reserved */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keyword">volatile</span> uint32_t pocmr5;               <span class="comment">/* 0x0_8488 PCI outbound comparison mask register 5 R/W 0x0000_0000 11.4.3/11-4 */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  uint8_t reserved0_848C[0x084F0-0x0848C];<span class="comment">/* 0x0_848C Reserved */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keyword">volatile</span> uint32_t pmcr;                 <span class="comment">/* 0x0_84F0 Power management control register R/W 0x0000_0000 11.4.4/11-5 */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  uint8_t reserved0_84F4[0x084F8-0x084F4];<span class="comment">/* 0x0_84F4 Reserved */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keyword">volatile</span> uint32_t dtcr;                 <span class="comment">/* 0x0_84F8 Discard timer control register R/W 0x0000_0000 11.4.5/11-6 */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint8_t reserved0_84FC[0x08500-0x084FC];<span class="comment">/* 0x0_84FC Reserved */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;} <a class="code" href="structm83xxPCIIosRegisters__.html">m83xxPCIIosRegisters_t</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structm83xxPCICtrlRegisters__.html">  528</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxPCICtrlRegisters__.html">m83xxPCICtrlRegisters_</a> {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">/* PCI1 Error Management Registers */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_esr;              <span class="comment">/* 0x0_8500 PCI error status register R / w1c 0x0000_0000 13.3.2.1/13-18 */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_ecdr;             <span class="comment">/* 0x0_8504 PCI error capture disable register R/W 0x0000_0000 13.3.2.2/13-19 */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_eer;              <span class="comment">/* 0x0_8508 PCI error enable register R/W 0x0000_0000 13.3.2.3/13-20 */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_eatcr;            <span class="comment">/* 0x0_850C PCI error attributes capture register R/W 0x0000_0000 13.3.2.4/13-21 */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_eacr;             <span class="comment">/* 0x0_8510 PCI error address capture register R 0x0000_0000 13.3.2.5/13-23 */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_eeacr;            <span class="comment">/* 0x0_8514 PCI error extended address capture register R 0x0000_0000 13.3.2.6/13-23 */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_edlcr;            <span class="comment">/* 0x0_8518 PCI error data low capture register R 0x0000_0000 13.3.2.7/13-24 */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_edhcr;            <span class="comment">/* 0x0_851C PCI error data high capture register R 0x0000_0000 13.3.2.8/13-24 */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">/* PCI1 Control and Status Registers */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_gcr;              <span class="comment">/* 0x0_8520 PCI general control register R/W 0x0000_0000 13.3.2.9/13-24 */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_ecr;              <span class="comment">/* 0x0_8524 PCI error control register R/W 0x0000_0000 13.3.2.10/13-25 */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keyword">volatile</span> uint32_t pci_gsr;              <span class="comment">/* 0x0_8528 PCI general status register R 0x0000_0000 13.3.2.11/13-26 */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  uint8_t reserved0_852C[0x08538-0x0852C];<span class="comment">/* 0x0_852C Reserved */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">/* PCI1 Inbound ATU Registers */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keyword">volatile</span> uint32_t pitar2;               <span class="comment">/* 0x0_8538 PCI inbound translation address register 2 R/W 0x0000_0000 13.3.2.12/13-26 */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint8_t reserved0_853C[0x08540-0x0853C];<span class="comment">/* 0x0_853C Reserved, should be cleared  $ $ */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keyword">volatile</span> uint32_t pibar2;               <span class="comment">/* 0x0_8540 PCI inbound base address register 2 R/W 0x0000_0000 13.3.2.13/13-27 */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keyword">volatile</span> uint32_t piebar2;              <span class="comment">/* 0x0_8544 PCI inbound extended base address register 2 R/W 0x0000_0000 13.3.2.14/13-27 */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keyword">volatile</span> uint32_t piwar2;               <span class="comment">/* 0x0_8548 PCI inbound window attributes register 2 R/W 0x0000_0000 13.3.2.15/13-28 */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  uint8_t reserved0_854C[0x08550-0x0854C];<span class="comment">/* 0x0_854C Reserved */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keyword">volatile</span> uint32_t pitar1;               <span class="comment">/* 0x0_8550 PCI inbound translation address register 1 R/W 0x0000_0000 13.3.2.12/13-26 */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  uint8_t reserved0_8550[0x08558-0x08554];<span class="comment">/* 0x0_8554 Reserved, should be cleared  $ $ */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keyword">volatile</span> uint32_t pibar1;               <span class="comment">/* 0x0_8558 PCI inbound base address register 1 R/W 0x0000_0000 13.3.2.13/13-27 */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keyword">volatile</span> uint32_t piebar1;              <span class="comment">/* 0x0_855C PCI inbound extended base address register 1 R/W 0x0000_0000 13.3.2.14/13-27 */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keyword">volatile</span> uint32_t piwar1;               <span class="comment">/* 0x0_8560 PCI inbound window attributes register 1 R/W 0x0000_0000 13.3.2.15/13-28 */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  uint8_t reserved0_8564[0x08568-0x08564];<span class="comment">/* 0x0_8564 Reserved */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keyword">volatile</span> uint32_t pitar0;               <span class="comment">/* 0x0_8568 PCI inbound translation address register 0 R/W 0x0000_0000 13.3.2.12/13-26 */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  uint8_t reserved0_856c[0x08570-0x0856c];<span class="comment">/* 0x0_856C Reserved, should be cleared  $ $ */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keyword">volatile</span> uint32_t pibar0;               <span class="comment">/* 0x0_8570 PCI inbound base address register 0 R/W 0x0000_0000 13.3.2.13/13-27 */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  uint8_t reserved0_8574[0x08578-0x08574];<span class="comment">/* 0x0_8574 Reserved */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keyword">volatile</span> uint32_t piwar0;               <span class="comment">/* 0x0_8578 PCI inbound window attributes register 0 R/W 0x0000_0000 13.3.2.14/13-27 */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  uint8_t reserved0_857c[0x08580-0x0857c];<span class="comment">/* 0x0_857C Reserved, should be cleared  $ $ */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  uint8_t reserved0_8580[0x08600-0x08580];<span class="comment">/* 0x0_8580 Reserved */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;} <a class="code" href="structm83xxPCICtrlRegisters__.html">m83xxPCICtrlRegisters_t</a>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structm83xxUSB__MPHRegisters__.html">  565</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxUSB__MPHRegisters__.html">m83xxUSB_MPHRegisters_</a> {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">/* USB MPH Controller Registers */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  uint8_t reserved0x2_2000[0x22100-0x22000]; <span class="comment">/* 0x2_2000--0x2_20FF Reserved, should be cleared */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keyword">volatile</span> uint16_t caplength;               <span class="comment">/* 0x2_2100 Capability register length R 0x40 16.3.1.1/16-19 */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keyword">volatile</span> uint16_t hciversion;              <span class="comment">/* 0x2_2102 Host interface version number R 0x0100 16.3.1.2/16-19 */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keyword">volatile</span> uint32_t hcsparams;               <span class="comment">/* 0x2_2104 Host crtl. structural parameters R 0x0121_0012 16.3.1.3/16-20 */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keyword">volatile</span> uint32_t hccparams;               <span class="comment">/* 0x2_2108 Host crtl. capability parameters R 0x0000_0006 16.3.1.4/16-21 */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  uint8_t reserved0x2_210C[0x22140-0x2210C]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keyword">volatile</span> uint32_t usbcmd;                  <span class="comment">/* 0x2_2140 USB command R/W 0x0008_nBn0 16.3.2.1/16-23 */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keyword">volatile</span> uint32_t usbsts;                  <span class="comment">/* 0x2_2144 USB status R/W 0x0000_0000 16.3.2.2/16-26 */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keyword">volatile</span> uint32_t usbintr;                 <span class="comment">/* 0x2_2148 USB interrupt enable R/W 0x0000_0000 16.3.2.3/16-28 */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keyword">volatile</span> uint32_t frindex;                 <span class="comment">/* 0x2_214C USB frame index R/W 0x0000_nnnn 16.3.2.4/16-30 */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  uint8_t reserved0x2_2150[0x22154-0x22150]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keyword">volatile</span> uint32_t periodiclistbase;        <span class="comment">/* 0x2_2154 Frame list base address R/W 0xnnnn_0000 16.3.2.6/16-31 */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keyword">volatile</span> uint32_t asynclistaddr;           <span class="comment">/* 0x2_2158 Next asynchronous list addr R/W 0x0000_0000 16.3.2.8/16-32 */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keyword">volatile</span> uint32_t asyncttsts;              <span class="comment">/* 0x2_215C  Asynchronous buffer status for embedded TT TBD 0x0000_0000 16.3.2.10/16-34 */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keyword">volatile</span> uint32_t burstsize;               <span class="comment">/* 0x2_2160 Programmable burst size R/W 0x000_1010 16.3.2.11/16-34 */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keyword">volatile</span> uint32_t txfilltuning;            <span class="comment">/* 0x2_2164 Host TT transmit pre-buffer packet tuning R/W 0x0002_0000 16.3.2.12/16-35 */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keyword">volatile</span> uint32_t txttfilltuning;          <span class="comment">/* 0x2_2168 Host TT transmit pre-buffer packet tuning R/W 0x0000_0000 16.3.2.13/16-37 */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  uint8_t reserved0x2_216c[0x22170-0x2216c]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keyword">volatile</span> uint32_t viewport;                <span class="comment">/* 0x2_2170 ULPI ULPI Register Access R/W 0x0000_0000 16.3.2.14/16-37 */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  uint8_t reserved0x2_2174[0x22180-0x22174]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keyword">volatile</span> uint32_t configflag;              <span class="comment">/* 0x2_2180 Configured flag register R 0x0000_0001 16.3.2.15/16-39 */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keyword">volatile</span> uint32_t portsc1;                 <span class="comment">/* 0x2_2184 Port status/control 1 R/W 0x8C00_0001 16.3.2.16/16-39 */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keyword">volatile</span> uint32_t portsc2;                 <span class="comment">/* 0x2_2188 Port status/control 2 R/W 0x8C00_0001 16.3.2.16/16-39 */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  uint8_t reserved0x2_218c[0x221A8-0x2218c]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keyword">volatile</span> uint32_t usbmode;                 <span class="comment">/* 0x2_21A8 USB device mode R/W 0x0000_0003 16.3.2.18/16-47 */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  uint8_t reserved0x2_21AC[0x22400-0x221AC]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keyword">volatile</span> uint32_t snoop1;                  <span class="comment">/* 0x2_2400 Snoop 1 R/W 0x0000_0000 16.3.2.26/16-53 */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keyword">volatile</span> uint32_t snoop2;                  <span class="comment">/* 0x2_2404 Snoop 2 R/W 0x0000_0000 16.3.2.26/16-53 */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keyword">volatile</span> uint32_t age_cnt_thresh;          <span class="comment">/* 0x2_2408 Age count threshold R/W 0x0000_0000 16.3.2.27/16-54 */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keyword">volatile</span> uint32_t si_ctrl;                 <span class="comment">/* 0x2_240C System interface control R/W 0x0000_0000 16.3.2.28/16-56 */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keyword">volatile</span> uint32_t pri_ctrl;                <span class="comment">/* 0x2_2410 Priority control R/W 0x0000_0000 16.3.2.29/16-56 */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  uint8_t reserved0x2_2414[0x22500-0x22414]; <span class="comment">/* Reserved  */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structcontrol.html">control</a>;                 <span class="comment">/* 0x2_2500 Control R/W 0x0000_0000 16.3.2.30/16-57 */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  uint8_t reserved0x2_2504[0x23000-0x22504]; <span class="comment">/* 0x2_2504--0x2_2FFF Reserved, should be cleared */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;} <a class="code" href="structm83xxUSB__MPHRegisters__.html">m83xxUSB_MPHRegisters_t</a>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structm83xxUSB__DRRegisters__.html">  603</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxUSB__DRRegisters__.html">m83xxUSB_DRRegisters_</a> {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">/* USB DR Controller Registers */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  uint8_t reserved0x2_3000[0x23100-0x23000]; <span class="comment">/* 0x2_3000--0x2_30FF Reserved, should be cleared */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keyword">volatile</span> uint16_t caplength;               <span class="comment">/* 0x2_3100 Capability register length R 0x40 16.3.1.1/16-19 */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keyword">volatile</span> uint16_t hciversion;              <span class="comment">/* 0x2_3102 Host interface version number R 0x0100 16.3.1.2/16-19 */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keyword">volatile</span> uint32_t hcsparams;               <span class="comment">/* 0x2_3104 Host crtl. structural parameters R 0x0111_0011 16.3.1.3/16-20 */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keyword">volatile</span> uint32_t hccparams;               <span class="comment">/* 0x2_3108 Host crtl. capability parameters R 0x0000_0006 16.3.1.4/16-21 */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  uint8_t reserved0x2_310c[0x23120-0x2310C]; <span class="comment">/* 0x2_310c--0x2_311f Reserved */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keyword">volatile</span> uint32_t dciversion;              <span class="comment">/* 0x2_3120 Device interface version number R 0x0001 16.3.1.5/16-22 */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keyword">volatile</span> uint32_t dccparams;               <span class="comment">/* 0x2_3124 Device controller parameters R 0x0000_0186 16.3.1.6/16-22 */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  uint8_t reserved0x2_3128[0x23140-0x23128]; <span class="comment">/* 0x2_3128--0x2_313f Reserved */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keyword">volatile</span> uint32_t usbcmd;                  <span class="comment">/* 0x2_3140 USB command R/W 0x0008_nBn0 16.3.2.1/16-23 */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keyword">volatile</span> uint32_t usbsts;                  <span class="comment">/* 0x2_3144 USB status R/W 0x0000_0000 16.3.2.2/16-26 */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keyword">volatile</span> uint32_t usbintr;                 <span class="comment">/* 0x2_3148 USB interrupt enable R/W 0x0000_0000 16.3.2.3/16-28 */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keyword">volatile</span> uint32_t frindex;                 <span class="comment">/* 0x2_314C USB frame index R/W 0x0000_nnnn 16.3.2.4/16-30 */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  uint8_t reserved0x2_3150[0x23154-0x23150]; <span class="comment">/* 0x2_3150--0x2_3153 Reserved */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keyword">volatile</span> uint32_t periodiclistbase;      <span class="comment">/* 0x2_3154 Frame list base address R/W 0xnnnn_0000 16.3.2.6/16-31 */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keyword">volatile</span> uint32_t deviceaddr;            <span class="comment">/* 0x2_3154 USB device address R/W 0x0000_0000 16.3.2.7/16-32 */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  } perbase_devaddr;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keyword">volatile</span> uint32_t asynclistaddr;         <span class="comment">/* 0x2_3158 Next asynchronous list addr (host mode) R/W 0x0000_0000 16.3.2.8/16-32 */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keyword">volatile</span> uint32_t addr;                  <span class="comment">/* 0x2_3158 ENDPOINT Address at endpoint list (device mode) R/W 0x0000_0000 16.3.2.9/16-33 */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  } async_addr;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  uint8_t reserved0x2_315c[0x23160-0x2315c]; <span class="comment">/* 0x2_315c--0x2_315f Reserved */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keyword">volatile</span> uint32_t burstsize;               <span class="comment">/* 0x2_3160 Programmable burst size R/W 0x0000_1010 16.3.2.11/16-34 */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keyword">volatile</span> uint32_t txfilltuning;            <span class="comment">/* 0x2_3164 Host TT transmit pre-buffer packet tuning R/W 0x0002_0000 16.3.2.12/16-35 */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  uint8_t reserved0x2_3168[0x23170-0x23168]; <span class="comment">/* 0x2_3168--0x2_316f Reserved */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keyword">volatile</span> uint32_t viewport;                <span class="comment">/* 0x2_3170 ULPI ULPI Register Access R/W 0x0000_0000 16.3.2.14/16-37 */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  uint8_t reserved0x2_3174[0x23180-0x23174]; <span class="comment">/* 0x2_3174--0x2_317F Reserved */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keyword">volatile</span> uint32_t configflag;              <span class="comment">/* 0x2_3180 Configured flag register R 0x0000_0001 16.3.2.15/16-39 */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keyword">volatile</span> uint32_t portsc1;                 <span class="comment">/* 0x2_3184 Port status/control R/W 0x9C00_0000 16.3.2.16/16-39 */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  uint8_t reserved0x2_3188[0x231A4-0x23188]; <span class="comment">/* 0x2_3188--0x2_31A3 Reserved */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keyword">volatile</span> uint32_t otgsc;                   <span class="comment">/* 0x2_31A4 On-the-Go status and control R/W 0x0000_0001 16.3.2.17/16-44 */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keyword">volatile</span> uint32_t usbmode;                 <span class="comment">/* 0x2_31A8 USB device mode R/W 0x0000_0000 16.3.2.18/16-47 */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keyword">volatile</span> uint32_t endptsetupstat;          <span class="comment">/* 0x2_31AC Endpoint setup status R/W 0x0000_0000 16.3.2.19/16-48 */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keyword">volatile</span> uint32_t endpointprime;           <span class="comment">/* 0x2_31B0 Endpoint initialization R/W 0x0000_0000 16.3.2.20/16-48 */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keyword">volatile</span> uint32_t endptflush;              <span class="comment">/* 0x2_31B4 Endpoint de-initialize R/W 0x0000_0000 16.3.2.21/16-49 */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keyword">volatile</span> uint32_t endptstatus;             <span class="comment">/* 0x2_31B8 Endpoint status R 0x0000_0000 16.3.2.22/16-50 */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keyword">volatile</span> uint32_t endptcomplete;           <span class="comment">/* 0x2_31BC Endpoint complete R/W 0x0000_0000 16.3.2.23/16-50 */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keyword">volatile</span> uint32_t endptctrl[6];            <span class="comment">/* 0x2_31C0 Endpoint control 0 R/W 0x0080_0080 16.3.2.24/16-51 */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  uint8_t reserved0x2_31D8[0x23400-0x231D8]; <span class="comment">/* 0x2_31D8--0x2_33ff Reserved */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keyword">volatile</span> uint32_t snoop1;                  <span class="comment">/* 0x2_3400 Snoop 1 R/W 0x0000_0000 16.3.2.26/16-53 */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keyword">volatile</span> uint32_t snoop2;                  <span class="comment">/* 0x2_3404 Snoop 2 R/W 0x0000_0000 16.3.2.26/16-53 */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keyword">volatile</span> uint32_t age_cnt_thresh;          <span class="comment">/* 0x2_3408 Age count threshold R/W 0x0000_0000 16.3.2.27/16-54 */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keyword">volatile</span> uint32_t pri_ctrl;                <span class="comment">/* 0x2_340C Priority control R/W 0x0000_0000 16.3.2.29/16-56 */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keyword">volatile</span> uint32_t si_ctrl;                 <span class="comment">/* 0x2_3410 System interface control R/W 0x0000_0000 16.3.2.28/16-56 */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  uint8_t reserved0x2_3414[0x23500-0x23414]; <span class="comment">/* 0x2_3414--0x2_34ff Reserved */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keyword">volatile</span> uint32_t <a class="code" href="structcontrol.html">control</a>;                 <span class="comment">/* 0x2_3500 Control R/W 0x0000_0000 16.3.2.30/16-57 */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  uint8_t reserved0x2_3504[0x24000-0x23504]; <span class="comment">/* 0x2_3504--0x2_3FFF Reserved, should be cleared */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;} <a class="code" href="structm83xxUSB__DRRegisters__.html">m83xxUSB_DRRegisters_t</a>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#if 0 </span><span class="comment">/* FIXME: to be formatted soon */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="comment">/* Security Engine Address Map Registers */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">/* Controller Registers */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keyword">volatile</span> uint32_t reserved;## <span class="comment">/* 0x3_0000--0x3_0FFF Reserved, should be cleared */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keyword">volatile</span> uint32_t imr; <span class="comment">/* 0x3_1008 Interrupt mask register R/W 0x0000_0000_0000_0000 14.7.2.1/14-94 */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keyword">volatile</span> uint32_t isr; <span class="comment">/* 0x3_1010 Interrupt status register R 0x0000_0000_0000_0000 14.7.2.2/14-96 */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keyword">volatile</span> uint32_t icr; <span class="comment">/* 0x3_1018 Interrupt clear register W 0x0000_0000_0000_0000 14.7.2.3/14-96 */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keyword">volatile</span> uint32_t id; <span class="comment">/* 0x3_1020 Identification register R 0x0000_0000_0000_00400x 14.7.2.4/14-98 */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keyword">volatile</span> uint32_t euasr; <span class="comment">/* 0x3_1028 EU assignment status register R 0xF0F0_F0F0_00FF_F0F0 14.7.2/14-93 */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keyword">volatile</span> uint32_t mcr; <span class="comment">/* 0x3_1030 Master control register R/W 0000_0000_0000_0000 14.7.2.5/14-98 */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">/* Channel 1 */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keyword">volatile</span> uint32_t cccr1; <span class="comment">/* 0x3_1108 Crypto-channel 1 configuration register R/W 0x0000_0000_0000_0000 14.6.1.1/14-82 */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keyword">volatile</span> uint32_t ccpsr1; <span class="comment">/* 0x3_1110 Crypto-channel 1 pointer status register R 0x0000_0000_0000_0007 14.6.1.2/14-85 */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keyword">volatile</span> uint32_t cdpr1; <span class="comment">/* 0x3_1140 Crypto-channel 1 current descriptor pointer register R 0x0000_0000_0000_0000 14.6.1.3/14-90 */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keyword">volatile</span> uint32_t */</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;0x3_1180--0x3_11BF</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  DBn <span class="comment">/*   volatile; uint32_t ff1, */</span> <span class="comment">/* 0x3_1148 Crypto-channel 1 fetch FIFO address register W 0x0000_0000_0000_0000 14.6.1.4/14-90 Crypto-channel 1 descriptor buffers [07] R 0x0000_0000_0000_0000 14.6.1.5/14-91 */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">/* Channel 2-4: FIXME: same layout as channel 1*/</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="comment">/* Data Encryption Standard Execution Unit (DEU) */</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keyword">volatile</span> uint32_t deumr; <span class="comment">/* 0x3_2000 DEU mode register R/W 0x0000_0000_0000_0000 14.5.2.1/14-35 */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keyword">volatile</span> uint32_t deuksr; <span class="comment">/* 0x3_2008 DEU key size register R/W 0x0000_0000_0000_0000 14.5.2.2/14-36 */</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keyword">volatile</span> uint32_t deudsr; <span class="comment">/* 0x3_2010 DEU data size register R/W 0x0000_0000_0000_0000 14.5.2.3/14-36 */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keyword">volatile</span> uint32_t deurcr; <span class="comment">/* 0x3_2018 DEU reset control register R/W 0x0000_0000_0000_0000 14.5.2.4/14-37 */</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keyword">volatile</span> uint32_t deusr; <span class="comment">/* 0x3_2028 DEU status register R 0x0000_0000_0000_0000 14.5.2.5/14-37 */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keyword">volatile</span> uint32_t deuisr; <span class="comment">/* 0x3_2030 DEU interrupt status register R 0x0000_0000_0000_0000 14.5.2.6/14-38 */</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keyword">volatile</span> uint32_t deuicr; <span class="comment">/* 0x3_2038 DEU interrupt control register R/W 0x0000_0000_0000_3000 14.5.2.7/14-40 */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keyword">volatile</span> uint32_t deueug; <span class="comment">/* 0x3_2050 DEU EU-Go register W 0x0000_0000_0000_0000 14.5.2.8/14-41 */</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keyword">volatile</span> uint32_t deuiv; <span class="comment">/* 0x3_2100 DEU initialization vector register R/W 0x0000_0000_0000_0000 14.5.2.9/14-42 */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keyword">volatile</span> uint32_t deuk1; <span class="comment">/* 0x3_2400 DEU key 1 register W $ 14.5.2.10/14-42 */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keyword">volatile</span> uint32_t deuk2; <span class="comment">/* 0x3_2408 DEU key 2 register W $ 14.5.2.10/14-42 */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keyword">volatile</span> uint32_t deuk3; <span class="comment">/* 0x3_2410 DEU key 3 register W $ 14.5.2.10/14-42 */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;0x3_2800--0x3_2FFF</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;DEU <a class="code" href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a> R/W 0x0000_0000_0000_0000 14.5.2.11/14-42</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">/* Advanced Encryption Standard Execution Unit (AESU) */</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keyword">volatile</span> uint32_t aesumr; <span class="comment">/* 0x3_4000 AESU mode register R/W 0x0000_0000_0000_0000 14.5.6.1/14-68 */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keyword">volatile</span> uint32_t aesuksr; <span class="comment">/* 0x3_4008 AESU key size register R/W 0x0000_0000_0000_0000 14.5.6.2/14-71 */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keyword">volatile</span> uint32_t aesudsr; <span class="comment">/* 0x3_4010 AESU data size register R/W 0x0000_0000_0000_0000 14.5.6.3/14-71 */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keyword">volatile</span> uint32_t aesurcr; <span class="comment">/* 0x3_4018 AESU reset control register R/W 0x0000_0000_0000_0000 14.5.6.4/14-72 */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keyword">volatile</span> uint32_t aesusr; <span class="comment">/* 0x3_4028 AESU status register R 0x0000_0000_0000_0000 14.5.6.5/14-73 */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keyword">volatile</span> uint32_t aesuisr; <span class="comment">/* 0x3_4030 AESU interrupt status register R 0x0000_0000_0000_0000 14.5.6.6/14-74 */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keyword">volatile</span> uint32_t aesuicr; <span class="comment">/* 0x3_4038 AESU interrupt control register R/W 0x0000_0000_0000_1000 14.5.6.7/14-75 */</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keyword">volatile</span> uint32_t aesuemr; <span class="comment">/* 0x3_4050 AESU end-of-message register W 0x0000_0000_0000_0000 14.5.6.8/14-76 */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;0x3_4100 AESU <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a> memory registers R/W 0x0000_0000_0000_0000 14.5.6.9/14-77</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;0x3_4400--0x3_4408</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;AESU key memory R/W 0x0000_0000_0000_0000 14.5.6.9.5/14-81</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;0x3_4800--0x3_4FFF</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;AESU <a class="code" href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a> R/W 0x0000_0000_0000_0000 14.5.6.9.6/14-81</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Message Digest Execution Unit (MDEU) */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeumr; <span class="comment">/* 0x3_6000 MDEU mode register R/W 0x0000_0000_0000_0000 14.5.4.1/14-51 */</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeuksr; <span class="comment">/* 0x3_6008 MDEU key size register R/W 0x0000_0000_0000_0000 14.5.4.3/14-55 */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeudsr; <span class="comment">/* 0x3_6010 MDEU data size register R/W 0x0000_0000_0000_0000 14.5.4.4/14-56 */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeurcr; <span class="comment">/* 0x3_6018 MDEU reset control register R/W 0x0000_0000_0000_0000 14.5.4.5/14-56 */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeusr; <span class="comment">/* 0x3_6028 MDEU status register R 0x0000_0000_0000_0000 14.5.4.6/14-57 */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeuisr; <span class="comment">/* 0x3_6030 MDEU interrupt status register R 0x0000_0000_0000_0000 14.5.4.7/14-58 */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeuicr; <span class="comment">/* 0x3_6038 MDEU interrupt control register R/W 0x0000_0000_0000_1000 14.5.4.8/14-59 */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keyword">volatile</span> uint32_t mdeueug; <span class="comment">/* 0x3_6050 MDEU EU-Go register W 0x0000_0000_0000_0000 14.5.4.10/14-61 */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;0x3_6100--0x3_6120</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;MDEU <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a> memory registers R/W 0x0000_0000_0000_0000 14.5.4.11/14-61</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;0x3_6400--0x3_647F</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;MDEU key memory W 0x0000_0000_0000_0000 14.5.4.12/14-62</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;0x3_6800--0x3_6FFF</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;MDEU <a class="code" href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a> W 0x0000_0000_0000_0000 14.5.4.13/14-63</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="comment">/* ARC Four Execution Unit (AFEU) */</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keyword">volatile</span> uint32_t afeumr; <span class="comment">/* 0x3_8000 AFEU mode register R/W 0x0000_0000_0000_0000 14.5.3.1/14-43 */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuksr; <span class="comment">/* 0x3_8008 AFEU key size register R/W 0x0000_0000_0000_0000 14.5.3.3/14-44 */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keyword">volatile</span> uint32_t afeudsr; <span class="comment">/* 0x3_8010 AFEU data size register R/W 0x0000_0000_0000_0000 14.5.3.4/14-45 */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keyword">volatile</span> uint32_t afeurcr; <span class="comment">/* 0x3_8018 AFEU reset control register R/W 0x0000_0000_0000_0000 14.5.3.5/14-46 */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keyword">volatile</span> uint32_t afeusr; <span class="comment">/* 0x3_8028 AFEU status register R 0x0000_0000_0000_0000 14.5.3.6/14-46 */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuisr; <span class="comment">/* 0x3_8030 AFEU interrupt status register R 0x0000_0000_0000_0000 14.5.3.7/14-47 */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuicr; <span class="comment">/* 0x3_8038 AFEU interrupt control register R/W 0x0000_0000_0000_1000 14.5.3.8/14-49 */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuemr; <span class="comment">/* 0x3_8050 AFEU end of message register W 0x0000_0000_0000_0000 14.5.3.9/14-50 */</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;0x3_8100--0x3_81FF</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;AFEU <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a> memory registers R/W 0x0000_0000_0000_0000 14.5.3.10.1/14-50</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;0x3_8200 AFEU <a class="code" href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a> memory pointers R/W 0x0000_0000_0000_0000 14.5.3.10.2/14-51</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuk0; <span class="comment">/* 0x3_8400 AFEU key register 0 W $ 14.5.3.11/14-51 */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keyword">volatile</span> uint32_t afeuk1; <span class="comment">/* 0x3_848 AFEU key register 1 W $ 14.5.3.11/14-51 */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;0x3_8800--0x3_8FFF</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;AFEU <a class="code" href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a> R/W 0x0000_0000_0000_0000 14.5.3.11.1/14-51</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">/* Random Number Generator (RNG) */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keyword">volatile</span> uint32_t rngmr; <span class="comment">/* 0x3_A000 RNG mode register R/W 0x0000_0000_0000_0000 14.5.5.1/14-63 */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keyword">volatile</span> uint32_t rngdsr; <span class="comment">/* 0x3_A010 RNG data size register R/W 0x0000_0000_0000_0000 14.5.5.2/14-64 */</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keyword">volatile</span> uint32_t rngrcr; <span class="comment">/* 0x3_A018 RNG reset control register R/W 0x0000_0000_0000_0000 14.5.5.3/14-65 */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keyword">volatile</span> uint32_t rngsr; <span class="comment">/* 0x3_A028 RNG status register R 0x0000_0000_0000_0000 14.5.5.4/14-65 */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keyword">volatile</span> uint32_t rngisr; <span class="comment">/* 0x3_A030 RNG interrupt status register R 0x0000_0000 */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;_0000_0000</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;14.5.5.5/14-66</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keyword">volatile</span> uint32_t rngicr; <span class="comment">/* 0x3_A038 RNG interrupt control register R/W 0x0000_0000 */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;_0000_1000</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;14.5.5.6/14-67</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keyword">volatile</span> uint32_t rngeug; <span class="comment">/* 0x3_A050 RNG EU-Go register W 0x0000_0000 */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;_0000_0000</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;14.5.5.7/14-68</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;0x3_A800--0x3_AFFF</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;RNG <a class="code" href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a> R 0x0000_0000</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;_0000_0000</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;14.5.5.8/14-68</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">/* Public Key Execution Unit (PKEU) */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeumr; <span class="comment">/* 0x3_C000 PKEU mode register R/W 0x0000_0000_0000_0000 14.5.1.1/14-26 */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeuksr; <span class="comment">/* 0x3_C008 PKEU key size register R/W 0x0000_0000_0000_0000 14.5.1.2/14-28 */</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeudsr; <span class="comment">/* 0x3_C010 PKEU data size register R/W 0x0000_0000_0000_0000 14.5.1.3/14-28 */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeurcr; <span class="comment">/* 0x3_C018 PKEU reset control register R/W 0x0000_0000_0000_0000 14.5.1.5/14-29 */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeusr; <span class="comment">/* 0x3_C028 PKEU status register R 0x0000_0000_0000_0000 14.5.1.6/14-30 */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeuisr; <span class="comment">/* 0x3_C030 PKEU interrupt status register R 0x0000_0000_0000_0000 14.5.1.7/14-31 */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeuicr; <span class="comment">/* 0x3_C038 PKEU interrupt control register R/W 0x0000_0000_0000_1000 14.5.1.8/14-32 */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeuabs; <span class="comment">/* 0x3_C040 PKEU AB size register R/W 0x0000_0000_0000_0000 14.5.1.3/14-28 */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keyword">volatile</span> uint32_t pkeueug; <span class="comment">/* 0x3_C050 PKEU EU-Go W 0x0000_0000_0000_0000 14.5.1.9/14-33 */</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;0x3_C200--0x3_C23F</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;PKEU parameter memory A0 R/W 0x0000_0000_0000_0000 14.5.1.10/14-34</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;0x3_C240--0x3_C27F</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;PKEU parameter memory A1 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;0x3_C280--0x3_C2BF</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;PKEU parameter memory A2 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;0x3_C2C0--0x3_C2FF</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;PKEU parameter memory A3 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;0x3_C300--0x3_C33F</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;PKEU parameter memory B0 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;0x3_C340--0x3_C37F</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;PKEU parameter memory B1 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;0x3_C380--0x3_C3BF</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;PKEU parameter memory B2 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;0x3_C3C0--0x3_C3FF</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;PKEU parameter memory B3 R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;0x3_C400--0x3_C4FF</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;PKEU parameter memory E W 0x0000_0000_0000_0000</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;0x3_C800--0x3_C8FF</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;PKEU parameter memory N R/W 0x0000_0000_0000_0000</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="structm83xxRegisters__.html">  783</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm83xxRegisters__.html">m83xxRegisters_</a> {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="structm83xxSysConRegisters__.html">m83xxSysConRegisters_t</a>  syscon;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="structm83xxWDTRegisters__.html">m83xxWDTRegisters_t</a>     wdt;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  uint8_t                 reserved0_0210[0x0300-0x0210];</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="structm83xxRTCRegisters__.html">m83xxRTCRegisters_t</a>     rtc;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  uint8_t                 reserved0_0320[0x0400-0x0320];</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="structm83xxPITRegisters__.html">m83xxPITRegisters_t</a>     pit;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="structm83xxGTMRegisters__.html">m83xxGTMRegisters_t</a>     gtm[M83xxGTModCnt];</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="structm83xxIPICRegisters__.html">m83xxIPICRegisters_t</a>    ipic;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <a class="code" href="structm83xxARBRegisters__.html">m83xxARBRegisters_t</a>     arb;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="structm83xxRESRegisters__.html">m83xxRESRegisters_t</a>     res;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="structm83xxCLKRegisters__.html">m83xxCLKRegisters_t</a>     clk;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="structm83xxPMCRegisters__.html">m83xxPMCRegisters_t</a>     pmc;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="structm83xxGPIORegisters__.html">m83xxGPIORegisters_t</a>    gpio[2];</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  uint8_t                 reserved0_0E00[0x1000-0x0E00];</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="structm83xxDLLRegisters__.html">m83xxDLLRegisters_t</a>     dll;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  uint8_t                 reserved0_1200[0x2000-0x1200];</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="structm83xxDDRRegisters__.html">m83xxDDRRegisters_t</a>     ddr;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  uint8_t                 reserved0_2F00[0x3000-0x2F00];</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <a class="code" href="structm83xxI2CRegisters__.html">m83xxI2CRegisters_t</a>     <a class="code" href="structi2c.html">i2c</a>[2];</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  uint8_t                 reserved0_3200[0x4000-0x3200];</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  uint8_t                 reserved0_4000[0x4500-0x4000];</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="structm83xxDUARTRegisters__.html">m83xxDUARTRegisters_t</a>   duart[2];</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  uint8_t                 reserved0_4700[0x5000-0x4700];</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <a class="code" href="structm83xxLBCRegisters__.html">m83xxLBCRegisters_t</a>     lbc;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  uint8_t                 reserved0_5100[0x7000-0x5100];</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="structm83xxSPIRegisters__.html">m83xxSPIRegisters_t</a>     spi;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  uint8_t                 reserved0_7100[0x8000-0x7100];</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <a class="code" href="structm83xxDMARegisters__.html">m83xxDMARegisters_t</a>     dma;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="structm83xxPCICfgRegisters__.html">m83xxPCICfgRegisters_t</a>  pcicfg[2];</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="structm83xxPCIIosRegisters__.html">m83xxPCIIosRegisters_t</a>  pciios;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <a class="code" href="structm83xxPCICtrlRegisters__.html">m83xxPCICtrlRegisters_t</a> pcictrl[2];</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  uint8_t                 reserved0_8700[0x22000-0x8700];</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="structm83xxUSB__MPHRegisters__.html">m83xxUSB_MPHRegisters_t</a> usb_mph;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="structm83xxUSB__DRRegisters__.html">m83xxUSB_DRRegisters_t</a>  usb_dr;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keyword">volatile</span> <a class="code" href="structtsec__registers.html">tsec_registers</a> tsec[TSEC_COUNT];</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;} <a class="code" href="structm83xxRegisters__.html">m83xxRegisters_t</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="keyword">extern</span> <a class="code" href="structm83xxRegisters__.html">m83xxRegisters_t</a> mpc83xx;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> mpc83xx_reset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;{</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <a class="code" href="group__RTEMSScoreISR.html#gad3209e74ff910d9870c298b8adf3fb32">_ISR_Set_level</a>( 0 );</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">/* Set Reset Protection Register (RPR) to &quot;RSTE&quot; */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  mpc83xx.res.rpr = 0x52535445;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">   * Wait for Control Register Enabled in the</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">   * Reset Control Enable Register (RCER).</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">while</span> (mpc83xx.res.rcer != 0x00000001) {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">/* Wait */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">/* Set Software Hard Reset in the Reset Control Register (RCR) */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  mpc83xx.res.rcr = 0x00000002;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !defined ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * some definitions used in assembler startup</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * default address of IMMRBAR</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define IMMRBAR_DEFAULT 0xFF400000</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> * offsets of some registers</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LBLAWBAR0_OFF  0x00020</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LBLAWAR0_OFF   0x00024</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define LBLAWBAR1_OFF  0x00028</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LBLAWAR1_OFF   0x0002C</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define LBLAWBAR2_OFF  0x00030</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LBLAWAR2_OFF   0x00034</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LBLAWBAR3_OFF  0x00038</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LBLAWAR3_OFF   0x0003C</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define PCILAWBAR0_OFF 0x00060</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define PCILAWAR0_OFF  0x00064</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define PCILAWBAR1_OFF 0x00068</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PCILAWAR1_OFF  0x0006C</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define DDRLAWBAR0_OFF 0x000A0</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define DDRLAWAR0_OFF  0x000A4</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define DDRLAWBAR1_OFF 0x000A8</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define DDRLAWAR1_OFF  0x000AC</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BR0_OFF  0x05000</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define OR0_OFF  0x05004</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BR1_OFF  0x05008</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define OR1_OFF  0x0500C</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define BR2_OFF  0x05010</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define OR2_OFF  0x05014</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BR3_OFF  0x05018</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define OR3_OFF  0x0501C</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define BR4_OFF  0x05020</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define OR4_OFF  0x05024</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BR5_OFF  0x05028</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define OR5_OFF  0x0502C</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define BR6_OFF  0x05030</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define OR6_OFF  0x05034</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define BR7_OFF  0x05038</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define OR7_OFF  0x0503C</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define MRPTR_OFF                    0x05084</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LSDMR_OFF                    0x05094</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LSRT_OFF                     0x050A4</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define LCRR_OFF                     0x050d4</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define CS0_BNDS_OFF       0x02000</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define CS1_BNDS_OFF       0x02008</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define CS2_BNDS_OFF       0x02010</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define CS3_BNDS_OFF       0x02018</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define CS0_CONFIG_OFF     0x02080</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define CS1_CONFIG_OFF     0x02084</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define CS2_CONFIG_OFF     0x02088</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define CS3_CONFIG_OFF     0x0208C</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define TIMING_CFG_3_OFF   0x02100</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define TIMING_CFG_0_OFF   0x02104</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define TIMING_CFG_1_OFF   0x02108</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define TIMING_CFG_2_OFF   0x0210C</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_OFF            0x02110</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_OFF          0x02114</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define DDR_SDRAM_MODE_OFF           0x02118</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define DDR_SDRAM_MODE_2_OFF         0x0211C</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define DDR_SDRAM_MD_CNTL_OFF        0x02120</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define DDR_SDRAM_INTERVAL_OFF       0x02124</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define DDR_SDRAM_DATA_INIT_OFF      0x02128</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define DDRCDR_OFF                   0x0012C</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CLK_CNTL_OFF       0x02130</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define DDR_SDRAM_INIT_ADDR_OFF      0x02148</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define DDR_ERR_DISABLE_OFF          0x02E44</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> * some bits in DDR_SDRAM_CFG register</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_MEM_EN (1 &lt;&lt; (31- 0))     </span><span class="comment">/* enable memory        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> * bits in DDR_SDRAM_CFG_2 register</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_D_FRC_SR (1 &lt;&lt; (31- 0)) </span><span class="comment">/* force self refresh        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_D_SR_IE  (1 &lt;&lt; (31- 1)) </span><span class="comment">/* self refresh interrupt en */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_D_DLL_RST_DIS  (1 &lt;&lt; (31- 2)) </span><span class="comment">/* DLL reset disable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_D_DQS_CFG_DIF  (1 &lt;&lt; (31- 5)) </span><span class="comment">/* use diff. DQS       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define DDR_SDRAM_CFG_2_D_INIT   (1 &lt;&lt; (31-27)) </span><span class="comment">/* Init DRAM with pattern    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> * bits in reset configuration words/registers</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                                           <span class="comment">/* Local bus clocking mode */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define RCWLR_LBIUCM_1_1 (0 &lt;&lt; (31- 0))    </span><span class="comment">/* 1:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define RCWLR_LBIUCM_2_1 (1 &lt;&lt; (31- 0))    </span><span class="comment">/* 2:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                           <span class="comment">/* DDR clocking mode      */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define RCWLR_DDRCM_1_1  (0 &lt;&lt; (31- 1))    </span><span class="comment">/* 1:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define RCWLR_DDRCM_2_1  (1 &lt;&lt; (31- 1))    </span><span class="comment">/* 2:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                          <span class="comment">/* System PLL mult. factor */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define RCWLR_SPMF(n) (((n)&amp;0xf)&lt;&lt;(31- 7))</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                                          <span class="comment">/* Core PLL mult. factor   */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define RCWLR_COREPLL(n) (((n)&amp;0xff)&lt;&lt;(31-15))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/* for MPC8309: */</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define RCWLR_CEVCOD_1_8 (2&lt;&lt;(31-25))     </span><span class="comment">/* QUICC internal PLL divider 1:8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define RCWLR_CEVCOD_1_4 (1&lt;&lt;(31-25))     </span><span class="comment">/* QUICC internal PLL divider 1:4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define RCWLR_CEVCOD_1_2 (0&lt;&lt;(31-25))     </span><span class="comment">/* QUICC internal PLL divider 1:2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                          <span class="comment">/* QUICC Engine PLL mult. factor */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define RCWLR_CEPDF_2     (1&lt;&lt;(31-26))    </span><span class="comment">/* QUICC Engine divide PLL out by 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                          <span class="comment">/* QUICC Engine PLL mult. factor */</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define RCWLR_CEPMF(n) (((n)&amp;0x1f)&lt;&lt;(31-31))</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                           <span class="comment">/* PCI host mode          */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define RCWHR_PCI_AGENT  (0 &lt;&lt; (31- 0))    </span><span class="comment">/* agent mode             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define RCWHR_PCI_HOST   (1 &lt;&lt; (31- 0))    </span><span class="comment">/* host mode              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define RCWHR_PCI_32     (0 &lt;&lt; (31- 1))    </span><span class="comment">/* PCI bus width 32 bit   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define RCWHR_PCI_64     (1 &lt;&lt; (31- 1))    </span><span class="comment">/* PCI bus width 64 bit   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define RCWHR_PCI1ARB_DIS (0 &lt;&lt; (31- 2))   </span><span class="comment">/* PCI1 arbiter disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define RCWHR_PCI1ARB_EN  (1 &lt;&lt; (31- 2))   </span><span class="comment">/* PCI1 arbiter enabled  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define RCWHR_PCI2ARB_DIS (0 &lt;&lt; (31- 3))   </span><span class="comment">/* PCI2 arbiter disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define RCWHR_PCI2ARB_EN  (1 &lt;&lt; (31- 3))   </span><span class="comment">/* PCI2 arbiter enabled  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define RCWHR_CORE_DIS    (1 &lt;&lt; (31- 4))   </span><span class="comment">/* CPU core disabled     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define RCWHR_CORE_EN     (0 &lt;&lt; (31- 4))   </span><span class="comment">/* CPU core enabled      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define RCWHR_BMS_LOW     (0 &lt;&lt; (31- 5))   </span><span class="comment">/* Boot from low addr  0x00000100 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define RCWHR_BMS_HIGH    (1 &lt;&lt; (31- 5))   </span><span class="comment">/* Boot from high addr 0xFFF00100 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define RCWHR_BOOTSEQ_NONE (0 &lt;&lt;(31- 7))   </span><span class="comment">/* Bootsequencer off              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define RCWHR_BOOTSEQ_NORM (1 &lt;&lt;(31- 7))   </span><span class="comment">/* Bootsequencer normal I2C       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define RCWHR_BOOTSEQ_EXTD (2 &lt;&lt;(31- 7))   </span><span class="comment">/* Bootsequencer extended I2C     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define RCWHR_BOOTSEQ_RSRV (3 &lt;&lt;(31- 7))   </span><span class="comment">/* Bootsequencer reserved         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define RCWHR_SW_DIS      (0 &lt;&lt; (31- 8))   </span><span class="comment">/* Watchdog disabled     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define RCWHR_SW_EN       (1 &lt;&lt; (31- 8))   </span><span class="comment">/* Watchdog enabled      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_DDR  (0 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:DDR Ram   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_PCI1 (1 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:PCI 1     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_PCI2 (2 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:PCI 2     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_RSV1 (3 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_RSV2 (4 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_LB08 (5 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:LBus  8bit*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_LB16 (6 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:LBus 16bit*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define RCWHR_ROMLOC_LB32 (7 &lt;&lt; (31-11))   </span><span class="comment">/* Initial ROM location:LBus 32bit*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define RCWHR_TSEC1M_RGMII (0 &lt;&lt; (31-17))  </span><span class="comment">/* TSEC1 Mode: RGMII  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define RCWHR_TSEC1M_RTBI  (1 &lt;&lt; (31-17))  </span><span class="comment">/* TSEC1 Mode: RTBI   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define RCWHR_TSEC1M_GMII  (2 &lt;&lt; (31-17))  </span><span class="comment">/* TSEC1 Mode: GMII   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define RCWHR_TSEC1M_TBI   (3 &lt;&lt; (31-17))  </span><span class="comment">/* TSEC1 Mode: TBI    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define RCWHR_TSEC2M_RGMII (0 &lt;&lt; (31-19))  </span><span class="comment">/* TSEC2 Mode: RGMII  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define RCWHR_TSEC2M_RTBI  (1 &lt;&lt; (31-19))  </span><span class="comment">/* TSEC2 Mode: RTBI   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define RCWHR_TSEC2M_GMII  (2 &lt;&lt; (31-19))  </span><span class="comment">/* TSEC2 Mode: GMII   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define RCWHR_TSEC2M_TBI   (3 &lt;&lt; (31-19))  </span><span class="comment">/* TSEC2 Mode: TBI    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define RCWHR_ENDIAN_BIG  (0 &lt;&lt; (31-28))   </span><span class="comment">/* Big Endian Mode         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define RCWHR_ENDIAN_LIT  (1 &lt;&lt; (31-28))   </span><span class="comment">/* True Little Endian Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define RCWHR_LALE_NORM   (0 &lt;&lt; (31-29))   </span><span class="comment">/* normal LALE timing      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define RCWHR_LALE_EARLY  (1 &lt;&lt; (31-29))   </span><span class="comment">/* early LALE negation     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define RCWHR_LDP_PAR     (0 &lt;&lt; (31-30))   </span><span class="comment">/* LDP0-3 are parity pins  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define RCWHR_LDP_SPC     (1 &lt;&lt; (31-30))   </span><span class="comment">/* LDP0-3 are special pins */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * For MPC8309:</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define RCWHR_RLEXT_LGCY  (0 &lt;&lt; (31-13))  </span><span class="comment">/* Boot ROM loc. extension: Legacy */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define RCWHR_RLEXT_NAND  (1 &lt;&lt; (31-13))  </span><span class="comment">/* Boot ROM loc. extension: NAND Fl.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define RCWHR_RLEXT_RSV2  (2 &lt;&lt; (31-13))  </span><span class="comment">/* Boot ROM loc. extension: resrvd */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define RCWHR_RLEXT_RSV3  (3 &lt;&lt; (31-13))  </span><span class="comment">/* Boot ROM loc. extension: resrvd */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _MPC83XX_MPC83XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structm83xxSysConRegisters___html"><div class="ttname"><a href="structm83xxSysConRegisters__.html">m83xxSysConRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:30</div></div>
<div class="ttc" id="structm83xxUSB__DRRegisters___html"><div class="ttname"><a href="structm83xxUSB__DRRegisters__.html">m83xxUSB_DRRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:603</div></div>
<div class="ttc" id="structm83xxDUARTRegisters___html"><div class="ttname"><a href="structm83xxDUARTRegisters__.html">m83xxDUARTRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:291</div></div>
<div class="ttc" id="structi2c_html"><div class="ttname"><a href="structi2c.html">i2c</a></div><div class="ttdef"><b>Definition:</b> 8xx_immap.h:216</div></div>
<div class="ttc" id="structm83xxPMCRegisters___html"><div class="ttname"><a href="structm83xxPMCRegisters__.html">m83xxPMCRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:191</div></div>
<div class="ttc" id="structm83xxDLLRegisters___html"><div class="ttname"><a href="structm83xxDLLRegisters__.html">m83xxDLLRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:209</div></div>
<div class="ttc" id="structm83xxPCIIosRegisters___html"><div class="ttname"><a href="structm83xxPCIIosRegisters__.html">m83xxPCIIosRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:484</div></div>
<div class="ttc" id="structm83xxPCICtrlRegisters___html"><div class="ttname"><a href="structm83xxPCICtrlRegisters__.html">m83xxPCICtrlRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:528</div></div>
<div class="ttc" id="structm83xxRTCRegisters___html"><div class="ttname"><a href="structm83xxRTCRegisters__.html">m83xxRTCRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:80</div></div>
<div class="ttc" id="structm83xxRESRegisters___html"><div class="ttname"><a href="structm83xxRESRegisters__.html">m83xxRESRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:171</div></div>
<div class="ttc" id="structm83xxUSB__MPHRegisters___html"><div class="ttname"><a href="structm83xxUSB__MPHRegisters__.html">m83xxUSB_MPHRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:565</div></div>
<div class="ttc" id="group__RTEMSScoreISR_html_gad3209e74ff910d9870c298b8adf3fb32"><div class="ttname"><a href="group__RTEMSScoreISR.html#gad3209e74ff910d9870c298b8adf3fb32">_ISR_Set_level</a></div><div class="ttdeci">#define _ISR_Set_level(_new_level)</div><div class="ttdoc">Set current interrupt level.</div><div class="ttdef"><b>Definition:</b> isrlevel.h:140</div></div>
<div class="ttc" id="structm83xxDMARegisters___html"><div class="ttname"><a href="structm83xxDMARegisters__.html">m83xxDMARegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:383</div></div>
<div class="ttc" id="structm83xxPCICfgRegisters___html"><div class="ttname"><a href="structm83xxPCICfgRegisters__.html">m83xxPCICfgRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:476</div></div>
<div class="ttc" id="structm83xxARBRegisters___html"><div class="ttname"><a href="structm83xxARBRegisters__.html">m83xxARBRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:157</div></div>
<div class="ttc" id="structm83xxRegisters___html"><div class="ttname"><a href="structm83xxRegisters__.html">m83xxRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:783</div></div>
<div class="ttc" id="structm83xxGTMRegisters___html"><div class="ttname"><a href="structm83xxGTMRegisters__.html">m83xxGTMRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:111</div></div>
<div class="ttc" id="structm83xxSPIRegisters___html"><div class="ttname"><a href="structm83xxSPIRegisters__.html">m83xxSPIRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:349</div></div>
<div class="ttc" id="structm83xxDDRRegisters___html"><div class="ttname"><a href="structm83xxDDRRegisters__.html">m83xxDDRRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:222</div></div>
<div class="ttc" id="structtsec__registers_html"><div class="ttname"><a href="structtsec__registers.html">tsec_registers</a></div><div class="ttdef"><b>Definition:</b> tsec.h:89</div></div>
<div class="ttc" id="structcontrol_html"><div class="ttname"><a href="structcontrol.html">control</a></div><div class="ttdef"><b>Definition:</b> intercom.c:74</div></div>
<div class="ttc" id="structm83xxI2CRegisters___html"><div class="ttname"><a href="structm83xxI2CRegisters__.html">m83xxI2CRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:274</div></div>
<div class="ttc" id="rtems_8h_html"><div class="ttname"><a href="rtems_8h.html">rtems.h</a></div></div>
<div class="ttc" id="structm83xxGPIORegisters___html"><div class="ttname"><a href="structm83xxGPIORegisters__.html">m83xxGPIORegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:198</div></div>
<div class="ttc" id="sun4u_2tlb_8h_html_a9b4a99475e2709333b8e5d70483173f1"><div class="ttname"><a href="sun4u_2tlb_8h.html#a9b4a99475e2709333b8e5d70483173f1">context</a></div><div class="ttdeci">unsigned context</div><div class="ttdef"><b>Definition:</b> tlb.h:108</div></div>
<div class="ttc" id="structm83xxPITRegisters___html"><div class="ttname"><a href="structm83xxPITRegisters__.html">m83xxPITRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:91</div></div>
<div class="ttc" id="structm83xxCLKRegisters___html"><div class="ttname"><a href="structm83xxCLKRegisters__.html">m83xxCLKRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:184</div></div>
<div class="ttc" id="structm83xxLBCRegisters___html"><div class="ttname"><a href="structm83xxLBCRegisters__.html">m83xxLBCRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:317</div></div>
<div class="ttc" id="structm83xxIPICRegisters___html"><div class="ttname"><a href="structm83xxIPICRegisters__.html">m83xxIPICRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:129</div></div>
<div class="ttc" id="group__gumstix__dp8390_html_gaf6bc2702f6a1a4bb063b0726d90999da"><div class="ttname"><a href="group__gumstix__dp8390.html#gaf6bc2702f6a1a4bb063b0726d90999da">FIFO</a></div><div class="ttdeci">#define FIFO</div><div class="ttdef"><b>Definition:</b> wd80x3.h:55</div></div>
<div class="ttc" id="structm83xxDMARegisters___1_1m83xxDMAChannelRegisters___html"><div class="ttname"><a href="structm83xxDMARegisters___1_1m83xxDMAChannelRegisters__.html">m83xxDMARegisters_::m83xxDMAChannelRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:400</div></div>
<div class="ttc" id="structm83xxWDTRegisters___html"><div class="ttname"><a href="structm83xxWDTRegisters__.html">m83xxWDTRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc83xx.h:71</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
