<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<!-- AG2HTML: CONVERTER=AG2HTML/1.1 FORMAT=AMIGAGUIDE/34.11 FILE="Hardware/Hard_K" NODE="K-3" TITLE="K Zorro Expansion Bus / Zorro III Bus Architecture" INDEX="Hardware/Hard_Index/MAIN" -->
<head>
<title>K Zorro Expansion Bus / Zorro III Bus Architecture</title>
</head>
<body>
<img src="../images/toc_d.gif" alt="[Contents]">
<a href="../Hardware_Manual_guide/node0240.html"><img src="../images/index.gif" alt="[Index]" border=0></a>
<img src="../images/help_d.gif" alt="[Help]">
<img src="../images/retrace_d.gif" alt="[Retrace]">
<a href="../Hardware_Manual_guide/node02A2.html"><img src="../images/prev.gif" alt="[Browse &#060;]" border=0></a>
<a href="../Hardware_Manual_guide/node02A4.html"><img src="../images/next.gif" alt="[Browse &#062;]" border=0></a>
<hr>
<pre>
<!-- AG2HTML: BODY=START -->
While the Zorro II bus design was based in large part on an already
existing bus cycle, the 68000 cycle, the Zorro III bus design had a much
different set of preconditions.  It is not modeled after any particular
CPU specific bus protocol, but instead it's a logical outgrowth of both
the need to support Zorro II cards on the same bus and the need to achieve
various modern feature and preformance goals.  These goals were summarized
in the Zorro Expansion Bus  <a href="../Hardware_Manual_guide/node028F.html">Introduction</a> , now they'll be covered in
greater detail here.

 <a href="../Hardware_Manual_guide/node02A4.html">Basic Zorro III Bus Cycles</a>       <a href="../Hardware_Manual_guide/node02AB.html">Quick Bus Arbitration</a> 
 <a href="../Hardware_Manual_guide/node02A7.html">Advanced Mode Support Logic</a>      <a href="../Hardware_Manual_guide/node02AC.html">Quick Interrupts</a> 
 <a href="../Hardware_Manual_guide/node02AA.html">Multiple Transfer Cycles</a>         <a href="../Hardware_Manual_guide/node02AD.html">Compatibility With Zorro II Devices</a> 
<!-- AG2HTML: BODY=END -->
</pre>
</body>
</html>
