// Seed: 36111103
module module_0;
  always @('b0) id_1 <= #1 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  module_0();
endprogram
module module_2 (
    output tri  id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  wire id_4;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
