Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Sep 24 16:55:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_zz_impl_1.twr lab1_zz_impl_1.udb -gui -msgset C:/LatticeRadiantDesign/lab1_zz/promote.xml

-----------------------------------------
Design:          lab1_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 42.8571%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
inst2/counter_10__i12/SR                |           No arrival time
{inst2/counter_10__i10/SR   inst2/counter_10__i11/SR}                           
                                        |           No arrival time
{inst2/counter_10__i8/SR   inst2/counter_10__i9/SR}                           
                                        |           No arrival time
{inst2/counter_10__i6/SR   inst2/counter_10__i7/SR}                           
                                        |           No arrival time
{inst2/counter_10__i4/SR   inst2/counter_10__i5/SR}                           
                                        |           No arrival time
{inst2/counter_10__i2/SR   inst2/counter_10__i3/SR}                           
                                        |           No arrival time
inst2/counter_10__i1/SR                 |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
reset                                   |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
inst2/counter_10__i12/D                  |99991.587 ns 
inst2/counter_10__i11/D                  |99991.864 ns 
inst2/counter_10__i10/D                  |99992.141 ns 
inst2/counter_10__i9/D                   |99992.418 ns 
inst2/counter_10__i8/D                   |99992.695 ns 
inst2/counter_10__i7/D                   |99993.527 ns 
inst2/counter_10__i6/D                   |99993.804 ns 
inst2/counter_10__i5/D                   |99994.081 ns 
inst2/counter_10__i4/D                   |99994.358 ns 
inst2/counter_10__i3/D                   |99994.635 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i12/D  (SLICE_R19C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.587 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.000                 10.637  2       
inst2/counter_10_add_4_7/CI1->inst2/counter_10_add_4_7/CO1
                                          SLICE_R19C30D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
inst2/n164                                                    NET DELAY               0.555                 11.469  2       
inst2/counter_10_add_4_9/CI0->inst2/counter_10_add_4_9/CO0
                                          SLICE_R19C31A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
inst2/n439                                                    NET DELAY               0.000                 11.746  2       
inst2/counter_10_add_4_9/CI1->inst2/counter_10_add_4_9/CO1
                                          SLICE_R19C31A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
inst2/n166                                                    NET DELAY               0.000                 12.023  2       
inst2/counter_10_add_4_11/CI0->inst2/counter_10_add_4_11/CO0
                                          SLICE_R19C31B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
inst2/n442                                                    NET DELAY               0.000                 12.300  2       
inst2/counter_10_add_4_11/CI1->inst2/counter_10_add_4_11/CO1
                                          SLICE_R19C31B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
inst2/n168                                                    NET DELAY               0.661                 13.238  2       
inst2/counter_10_add_4_13/D0->inst2/counter_10_add_4_13/S0
                                          SLICE_R19C31C       D0_TO_F0_DELAY          0.476                 13.714  1       
inst2/n53[11]                                                 NET DELAY               0.000                 13.714  1       
inst2/counter_10__i12/D                                       ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
inst2/counter_10__i12/CK                                      CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(13.714)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99991.587  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i11/D  (SLICE_R19C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.864 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.000                 10.637  2       
inst2/counter_10_add_4_7/CI1->inst2/counter_10_add_4_7/CO1
                                          SLICE_R19C30D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
inst2/n164                                                    NET DELAY               0.555                 11.469  2       
inst2/counter_10_add_4_9/CI0->inst2/counter_10_add_4_9/CO0
                                          SLICE_R19C31A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
inst2/n439                                                    NET DELAY               0.000                 11.746  2       
inst2/counter_10_add_4_9/CI1->inst2/counter_10_add_4_9/CO1
                                          SLICE_R19C31A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
inst2/n166                                                    NET DELAY               0.000                 12.023  2       
inst2/counter_10_add_4_11/CI0->inst2/counter_10_add_4_11/CO0
                                          SLICE_R19C31B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
inst2/n442                                                    NET DELAY               0.661                 12.961  2       
inst2/counter_10_add_4_11/D1->inst2/counter_10_add_4_11/S1
                                          SLICE_R19C31B       D1_TO_F1_DELAY          0.476                 13.437  1       
inst2/n53[10]                                                 NET DELAY               0.000                 13.437  1       
inst2/counter_10__i11/D                                       ENDPOINT                0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(13.437)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99991.864  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i10/D  (SLICE_R19C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99992.141 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.000                 10.637  2       
inst2/counter_10_add_4_7/CI1->inst2/counter_10_add_4_7/CO1
                                          SLICE_R19C30D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
inst2/n164                                                    NET DELAY               0.555                 11.469  2       
inst2/counter_10_add_4_9/CI0->inst2/counter_10_add_4_9/CO0
                                          SLICE_R19C31A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
inst2/n439                                                    NET DELAY               0.000                 11.746  2       
inst2/counter_10_add_4_9/CI1->inst2/counter_10_add_4_9/CO1
                                          SLICE_R19C31A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
inst2/n166                                                    NET DELAY               0.661                 12.684  2       
inst2/counter_10_add_4_11/D0->inst2/counter_10_add_4_11/S0
                                          SLICE_R19C31B       D0_TO_F0_DELAY          0.476                 13.160  1       
inst2/n53[9]                                                  NET DELAY               0.000                 13.160  1       
inst2/counter_10__i10/D                                       ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(13.160)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99992.141  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i9/D  (SLICE_R19C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99992.418 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.000                 10.637  2       
inst2/counter_10_add_4_7/CI1->inst2/counter_10_add_4_7/CO1
                                          SLICE_R19C30D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
inst2/n164                                                    NET DELAY               0.555                 11.469  2       
inst2/counter_10_add_4_9/CI0->inst2/counter_10_add_4_9/CO0
                                          SLICE_R19C31A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
inst2/n439                                                    NET DELAY               0.661                 12.407  2       
inst2/counter_10_add_4_9/D1->inst2/counter_10_add_4_9/S1
                                          SLICE_R19C31A       D1_TO_F1_DELAY          0.476                 12.883  1       
inst2/n53[8]                                                  NET DELAY               0.000                 12.883  1       
inst2/counter_10__i9/D                                        ENDPOINT                0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(12.883)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99992.418  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i8/D  (SLICE_R19C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99992.695 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.000                 10.637  2       
inst2/counter_10_add_4_7/CI1->inst2/counter_10_add_4_7/CO1
                                          SLICE_R19C30D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
inst2/n164                                                    NET DELAY               1.216                 12.130  2       
inst2/counter_10_add_4_9/D0->inst2/counter_10_add_4_9/S0
                                          SLICE_R19C31A       D0_TO_F0_DELAY          0.476                 12.606  1       
inst2/n53[7]                                                  NET DELAY               0.000                 12.606  1       
inst2/counter_10__i8/D                                        ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(12.606)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99992.695  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i7/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99993.527 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.000                 10.360  2       
inst2/counter_10_add_4_7/CI0->inst2/counter_10_add_4_7/CO0
                                          SLICE_R19C30D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
inst2/n436                                                    NET DELAY               0.661                 11.298  2       
inst2/counter_10_add_4_7/D1->inst2/counter_10_add_4_7/S1
                                          SLICE_R19C30D       D1_TO_F1_DELAY          0.476                 11.774  1       
inst2/n53[6]                                                  NET DELAY               0.000                 11.774  1       
inst2/counter_10__i7/D                                        ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(11.774)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99993.527  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i6/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99993.804 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.000                 10.083  2       
inst2/counter_10_add_4_5/CI1->inst2/counter_10_add_4_5/CO1
                                          SLICE_R19C30C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
inst2/n162                                                    NET DELAY               0.661                 11.021  2       
inst2/counter_10_add_4_7/D0->inst2/counter_10_add_4_7/S0
                                          SLICE_R19C30D       D0_TO_F0_DELAY          0.476                 11.497  1       
inst2/n53[5]                                                  NET DELAY               0.000                 11.497  1       
inst2/counter_10__i6/D                                        ENDPOINT                0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(11.497)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99993.804  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i5/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99994.081 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.000                  9.806  2       
inst2/counter_10_add_4_5/CI0->inst2/counter_10_add_4_5/CO0
                                          SLICE_R19C30C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
inst2/n433                                                    NET DELAY               0.661                 10.744  2       
inst2/counter_10_add_4_5/D1->inst2/counter_10_add_4_5/S1
                                          SLICE_R19C30C       D1_TO_F1_DELAY          0.476                 11.220  1       
inst2/n53[4]                                                  NET DELAY               0.000                 11.220  1       
inst2/counter_10__i5/D                                        ENDPOINT                0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(11.220)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99994.081  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i4/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99994.358 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.000                  9.529  2       
inst2/counter_10_add_4_3/CI1->inst2/counter_10_add_4_3/CO1
                                          SLICE_R19C30B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
inst2/n160                                                    NET DELAY               0.661                 10.467  2       
inst2/counter_10_add_4_5/D0->inst2/counter_10_add_4_5/S0
                                          SLICE_R19C30C       D0_TO_F0_DELAY          0.476                 10.943  1       
inst2/n53[3]                                                  NET DELAY               0.000                 10.943  1       
inst2/counter_10__i4/D                                        ENDPOINT                0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(10.943)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99994.358  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i1/Q  (SLICE_R19C30A)
Path End         : inst2/counter_10__i3/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99994.635 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000                  0.000  8       
inst2/int_osc                                                 NET DELAY               5.499                  5.499  8       
inst2/counter_10__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
inst2/counter_10__i1/CK->inst2/counter_10__i1/Q
                                          SLICE_R19C30A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
inst2/n12                                                     NET DELAY               2.022                  8.909  1       
inst2/counter_10_add_4_1/C1->inst2/counter_10_add_4_1/CO1
                                          SLICE_R19C30A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
inst2/n158                                                    NET DELAY               0.000                  9.252  2       
inst2/counter_10_add_4_3/CI0->inst2/counter_10_add_4_3/CO0
                                          SLICE_R19C30B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
inst2/n430                                                    NET DELAY               0.661                 10.190  2       
inst2/counter_10_add_4_3/D1->inst2/counter_10_add_4_3/S1
                                          SLICE_R19C30B       D1_TO_F1_DELAY          0.476                 10.666  1       
inst2/n53[2]                                                  NET DELAY               0.000                 10.666  1       
inst2/counter_10__i3/D                                        ENDPOINT                0.000                 10.666  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
                                                              CONSTRAINT              0.000             100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY           0.000             100000.000  8       
inst2/int_osc                                                 NET DELAY               5.499             100005.499  8       
{inst2/counter_10__i2/CK   inst2/counter_10__i3/CK}
                                                              CLOCK PIN               0.000             100005.499  1       
                                                              Uncertainty          -(0.000)             100005.499  
                                                              Setup time           -(0.198)             100005.301  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                           100005.301  
Arrival Time                                                                                             -(10.666)  
----------------------------------------  ------------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     99994.635  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
inst2/counter_10__i3/D                   |    1.913 ns 
inst2/counter_10__i4/D                   |    1.913 ns 
inst2/counter_10__i5/D                   |    1.913 ns 
inst2/counter_10__i6/D                   |    1.913 ns 
inst2/counter_10__i7/D                   |    1.913 ns 
inst2/counter_10__i8/D                   |    1.913 ns 
inst2/counter_10__i9/D                   |    1.913 ns 
inst2/counter_10__i10/D                  |    1.913 ns 
inst2/counter_10__i11/D                  |    1.913 ns 
inst2/counter_10__i12/D                  |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : inst2/counter_10__i3/Q  (SLICE_R19C30B)
Path End         : inst2/counter_10__i3/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i2/CK   inst2/counter_10__i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i3/CK->inst2/counter_10__i3/Q
                                          SLICE_R19C30B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/n10                                                     NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_3/C1->inst2/counter_10_add_4_3/S1
                                          SLICE_R19C30B       C1_TO_F1_DELAY   0.252                  4.997  1       
inst2/n53[2]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i3/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i2/CK   inst2/counter_10__i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i4/Q  (SLICE_R19C30C)
Path End         : inst2/counter_10__i4/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i4/CK->inst2/counter_10__i4/Q
                                          SLICE_R19C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/n9                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_5/C0->inst2/counter_10_add_4_5/S0
                                          SLICE_R19C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
inst2/n53[3]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i4/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i5/Q  (SLICE_R19C30C)
Path End         : inst2/counter_10__i5/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i5/CK->inst2/counter_10__i5/Q
                                          SLICE_R19C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/n8                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_5/C1->inst2/counter_10_add_4_5/S1
                                          SLICE_R19C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
inst2/n53[4]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i5/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i4/CK   inst2/counter_10__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i6/Q  (SLICE_R19C30D)
Path End         : inst2/counter_10__i6/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i6/CK->inst2/counter_10__i6/Q
                                          SLICE_R19C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/n7                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_7/C0->inst2/counter_10_add_4_7/S0
                                          SLICE_R19C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
inst2/n53[5]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i6/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i7/Q  (SLICE_R19C30D)
Path End         : inst2/counter_10__i7/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i7/CK->inst2/counter_10__i7/Q
                                          SLICE_R19C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/n6                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_7/C1->inst2/counter_10_add_4_7/S1
                                          SLICE_R19C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
inst2/n53[6]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i7/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i6/CK   inst2/counter_10__i7/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i8/Q  (SLICE_R19C31A)
Path End         : inst2/counter_10__i8/D  (SLICE_R19C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i8/CK->inst2/counter_10__i8/Q
                                          SLICE_R19C31A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/n5                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_9/C0->inst2/counter_10_add_4_9/S0
                                          SLICE_R19C31A       C0_TO_F0_DELAY   0.252                  4.997  1       
inst2/n53[7]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i8/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i9/Q  (SLICE_R19C31A)
Path End         : inst2/counter_10__i9/D  (SLICE_R19C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i9/CK->inst2/counter_10__i9/Q
                                          SLICE_R19C31A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/n4                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_9/C1->inst2/counter_10_add_4_9/S1
                                          SLICE_R19C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
inst2/n53[8]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i9/D                                        ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i8/CK   inst2/counter_10__i9/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i10/Q  (SLICE_R19C31B)
Path End         : inst2/counter_10__i10/D  (SLICE_R19C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i10/CK->inst2/counter_10__i10/Q
                                          SLICE_R19C31B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/n3                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_11/C0->inst2/counter_10_add_4_11/S0
                                          SLICE_R19C31B       C0_TO_F0_DELAY   0.252                  4.997  1       
inst2/n53[9]                                                  NET DELAY        0.000                  4.997  1       
inst2/counter_10__i10/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i11/Q  (SLICE_R19C31B)
Path End         : inst2/counter_10__i11/D  (SLICE_R19C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i11/CK->inst2/counter_10__i11/Q
                                          SLICE_R19C31B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/n2                                                      NET DELAY        0.882                  4.745  1       
inst2/counter_10_add_4_11/C1->inst2/counter_10_add_4_11/S1
                                          SLICE_R19C31B       C1_TO_F1_DELAY   0.252                  4.997  1       
inst2/n53[10]                                                 NET DELAY        0.000                  4.997  1       
inst2/counter_10__i11/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
{inst2/counter_10__i10/CK   inst2/counter_10__i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst2/counter_10__i12/Q  (SLICE_R19C31C)
Path End         : inst2/counter_10__i12/D  (SLICE_R19C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
inst2/counter_10__i12/CK                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst2/counter_10__i12/CK->inst2/counter_10__i12/Q
                                          SLICE_R19C31C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
inst2/led_c_2                                                 NET DELAY        0.882                  4.745  2       
inst2/counter_10_add_4_13/C0->inst2/counter_10_add_4_13/S0
                                          SLICE_R19C31C       C0_TO_F0_DELAY   0.252                  4.997  1       
inst2/n53[11]                                                 NET DELAY        0.000                  4.997  1       
inst2/counter_10__i12/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  9       
inst2/int_osc                                                 NET DELAY        3.084                  3.084  9       
inst2/counter_10__i12/CK                                      CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



