// Seed: 202119682
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3 = id_3;
endmodule
