// Seed: 1952685028
module module_0 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    output tri id_9,
    output supply1 id_10,
    input tri id_11,
    output tri1 id_12,
    input tri id_13
);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    output supply1 id_7
);
  wire id_9;
  module_0(
      id_3, id_1, id_5, id_0, id_3, id_3, id_0, id_1, id_7, id_6, id_6, id_0, id_5, id_1
  );
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_5 = 1;
  assign id_5 = 1;
  wire id_13 = id_10;
endmodule
